Difference between revisions of "Lecture Notes"
From CSE362 Wiki
Jump to navigationJump to searchLine 161: | Line 161: | ||
File:THREE-SLOT_MULTI-MASTER_SRC_MOTHERBOARD.pdf|THREE-SLOT MULTI-MASTER SRC MOTHERBOARD | File:THREE-SLOT_MULTI-MASTER_SRC_MOTHERBOARD.pdf|THREE-SLOT MULTI-MASTER SRC MOTHERBOARD | ||
File:PCI Lecture.pdf|PCI | File:PCI Lecture.pdf|PCI | ||
− | File:X86_Chipset_Evolution.pdf | + | File:X86_Chipset_Evolution.pdf|Intel PCI Chipset Evolution |
File:Reflection Lecture.pdf|Parallel vs. Serial Buses | File:Reflection Lecture.pdf|Parallel vs. Serial Buses | ||
File:Reflection_Example.pdf|Reflection Example | File:Reflection_Example.pdf|Reflection Example |
Revision as of 16:42, 17 July 2015
- Microprogrammed SRC Control Unit.pdf
Microprogrammed SRC
- Microcodedsrcvhdl.zip
One-Bus Microcoded SRC VHDL
The First 16-bit X86 CPU with Memory Management and Protected Mode: The Intel 80286
The First 32-bit X86 CPU: The Intel 80386
The First Tightly Pipelined X86 CPU: The Intel 80486
The First Superscalar X86 CPU: The Intel P5
The First 64-bit X86 CPU: The AMD Opteron
Original AMD Athlon on Wikipedia
The Father of VLIW: Josh Fisher
Intel's First VLIW CPU (Failure): The i860
HP TC 1000 Crusoe-Based Tablet PC
Thread (Computing) on Wikipedia
Simultaneous Multithreading on Wikipedia
SPARC T1 "Multi-threaded" CPU on Wikipedia
SPARC T3 "Multi-threaded" CPU on Wikipedia
History of Supercomputing on Wikipedia
Cluster Computing on Wikipedia
Hennessy and Patterson on the Intel i7
- Multimastersrcvhdl.zip
Multi-Master SRC VHDL