Difference between revisions of "Lecture Notes"
From CSE362 Wiki
Jump to navigationJump to searchLine 30: | Line 30: | ||
File:Timing Report.pdf|XC3S500E-4 SRC Timing Report | File:Timing Report.pdf|XC3S500E-4 SRC Timing Report | ||
File:Two Bus SRC.pdf|Two-Bus SRC | File:Two Bus SRC.pdf|Two-Bus SRC | ||
+ | File:Three Bus SRC.pdf|Three-Bus SRC | ||
</gallery> | </gallery> | ||
Revision as of 20:02, 21 September 2011
- Testbench.pdf
One-Bus SRC Simulation
- Synthesis Report.pdf
XC3S500E-4 SRC Synthesis Report
- Place&Route.pdf
XC3S500E-4 SRC Place and Route Report
- Timing Report.pdf
XC3S500E-4 SRC Timing Report
- Three Bus SRC.pdf
Three-Bus SRC
- Microprogrammed SRC Control Unit.pdf
Microprogrammed SRC
- Microcodedsrcvhdl.zip
One-Bus Microcoded SRC VHDL
The First Superscalar X86 CPU: The P5
Original AMD Athlon on Wikipedia
HP TC 1000 Crusoe-Based Tablet PC
- Eprom Example.pdf
SRC EPROM Example
- Multimastersrcvhdl.zip
Multi-Master SRC VHDL
- State Equal Output Moore Example.pdf
State Equal Output Moore Example