Difference between revisions of "Syllabus"
From CSE362 Wiki
Jump to navigationJump to searchLine 34: | Line 34: | ||
### Paging | ### Paging | ||
### Regaining Lost Ground: The TLB | ### Regaining Lost Ground: The TLB | ||
− | ## Overall Memory Subsystem | + | ## Overall Memory Subsystem with Introduction to I/O Issues |
# Input/Output | # Input/Output | ||
## I/O Subsystems Overview | ## I/O Subsystems Overview |
Revision as of 18:18, 25 April 2011
- The General Purpose Machine
- User's View
- Programmer's View
- Architect's View
- Logic Designer's View
- Machines, Machine Languages and Digital Logic
- Classification of Computers
- Instruction Sets
- Introduction of the SRC (Simple RISC Computer)
- Using RTN (Register Transfer Notation)
- Addressing Modes
- Hardware Implications of RTN
- Processor Design
- Design Process
- SRC 1-Bus Microarchitecture
- Data Paths
- Logic Design
- Control
- Multiple-Bus Designs
- Reset
- Design Expectations
- Memory System Design
- Components of the Memory System
- RAM Structure
- Memory Modules
- Two-Level Hierarchy
- Cache
- Associative Caches*
- Direct-Mapped Caches*
- N-Way Set-Associative Caches*
- Read/Write/Replacement Policies*
- Virtual Memory
- Segmentation
- Paging
- Regaining Lost Ground: The TLB
- Overall Memory Subsystem with Introduction to I/O Issues
- Input/Output
- I/O Subsystems Overview
- Programmed I/O
- General Principles
- Example: Programmed I/O on the SRC (w/VHDL Model)*
- Interrupt-Driven I/O
- DMA (Direct Memory Access)
- General Principles
- Example: DMA Engine for the SRC (w/VHDL Model)*
- Example: PCI(e)
- Parallel vs. Serial I/O Buses
- I/O Error Detection and Correction*
- Parity
- Hamming/SECDED Codes (ECC Memory)
- CRC Codes
- Advanced Topics
- Pipelining
- General Principles
- Example: Pipelined SRC (w/VHDL Model)*
- Instruction Level Parallelism
- Superscalar Processors
- General Principles
- Example: Intel Pentium (1st Superscalar X86 CPU)
- Example: AMD K7 (9-issue, Speculative Out-of-Order Execution, etc.)
- VLIW Machines
- General Principles
- Example: IBM VLIW Prototype
- Example: Intel Itanium/EPIC
- Superscalar Processors
- Microprogramming
- General Principles
- Example: Microprogrammed SRC (w/VHDL Model)*
- Code Morphing
- Example: Transmeta Crusoe
- Extending the Address Space
- 16- to 32-bit: Intel 80386
- 32- to 64-bit: AMD Hammer vs Intel Itanium
- Multicore CPUs
- Example: Intel i7-980X
- Pipelining