


- Dual Accessibility – One Port Sequential Access, One Port Random Access
- Four Cascaded 64-Bit Serial Shift Registers for Sequential Access Applications
- Shift Register Loaded Once Every 64, 128, 192, or 256 Shift Cycles as Desired by User
- Fast Serial Port . . . 25 MHz Shift Rate
- $\overline{\text{TR/QE}}$ as Output Enable Allows Direct Connection of D, Q and Address Lines to Simplify System Design
- Random Access Port Looks Exactly Like a TMS4164
- Separate Serial In and Serial Out to Allow Simultaneous Shift In and Out
- 65,536 \times 1 Organization
- Maximum Access Time from $\overline{\text{RAS}}$ Less Than 150 ns
- Minimum Cycle Time (Read or Write) Less Than 260 ns
- Long Refresh Period . . . 4 Milliseconds
- Low Refresh Overhead Time . . . As Low As 1.6% of Total Refresh Period
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Unlatched Outputs for Both Random and Serial Access
- Common I/O Capability with “Early Write” Feature
- Page-Mode Operation for Faster Access
- Low Power Dissipation
 - Operating . . . 200 mW (Typical)
 - Standby . . . 35 mW (Typical)
- New SMOS (Scaled-MOS) N-Channel Technology
- $\overline{\text{SOE}}$ Simplifies Multiplexing of Video Data Streams

TMS4161 . . . NL PACKAGE
(TOP VIEW)



PIN NOMENCLATURE	
A0-A7	Address Inputs
$\overline{\text{CAS}}$	Column Address Strobe
D	Random Access Data-In
Q	Random Access Data-Out
$\overline{\text{RAS}}$	Row Address Strobe
SCLK	Serial Data Clock
SIN	Serial Data-In
$\overline{\text{SOE}}$	Serial Output Enable
SOUT	Serial Data-Out
$\overline{\text{TR/QE}}$	Register Transfer/Q Output Enable
W	Write Enable
VDD	+5-V Supply
VSS	Ground

description

The TMS4161 is a high-speed, dual-access 65,536-bit dynamic random-access memory. The random-access port makes the memory look like it is organized as 65,536 words of one bit each like the TMS4164. The sequential access port is interfaced to an internal 256-bit dynamic shift register organized as four 64-bit shift registers which makes the memory look like it is organized as up to 256 words of up to 256 bits each which are accessed serially. One,

TMS4161

65,536-BIT MULTIPOINT MEMORY

two, three, or four 64-bit shift registers can be sequentially read out depending on a two-bit code applied to the two most significant column address inputs. The TMS4161 employs state-of-the-art SMOS (Scaled-MOS) N-channel double level polysilicon gate technology for very high performance combined with low cost and improved reliability.

The TMS4161 features full asynchronous dual access capability except when transferring data between the shift register and the memory array.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with $\overline{\text{RAS}}$ in order to retain data. $\overline{\text{CAS}}$ can remain high during the refresh sequence to conserve power. Note that the transfer of a row of data from the memory array to the shift register also refreshes that row.


All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data-in are latched on chip to simplify system design. Data-out is unlatched to allow greater system flexibility.

The TMS4161 is offered in a 20-pin dual-in-line-plastic package and is guaranteed for operation from 0°C to 70°C. Packages are designed for insertion in mounting-hole rows on 300-mil (7.62 mm) centers.

random access address space to sequential address space mapping

The TMS4161 is designed with each row divided into four, 64-column sections. The first column section to be shifted out is selected by the two most significant column address bits. If the two bits represent binary 00, then one to four registers can be shifted out in order. If the two bits represent binary 01, then only 1 to 3 (the most significant) registers can be shifted out in order. If the two bits represent 10, then one to two of the most significant registers can be shifted out in order. Finally, if the two bits represent 11 only the most significant register can be shifted out. All registers are shifted out with the least significant bit (bit 0) first and the most significant bit (bit 63) last. Note that if the two column address bits equal 00 during the last register transfer cycle ($\overline{\text{TR}}/\overline{\text{QE}}$ equal to 0) a total of 256 bits can be sequentially read out.

functional block diagram



random access operation

$\overline{TR}/\overline{QE}$

The $\overline{TR}/\overline{QE}$ pin has two functions. First, it selects either register transfer or random-access operation as \overline{RAS} falls, and second, if this is a random-access operation, it functions as an output enable after \overline{CAS} falls.

To use the TMS4161 in the random-access mode, $\overline{TR}/\overline{QE}$ must be high as \overline{RAS} falls. Holding $\overline{TR}/\overline{QE}$ high disconnects the 256 elements of the shift registers from the corresponding 256 bit lines of the memory array. If data is to be shifted, the shift registers must be disconnected from the bit lines. Holding $\overline{TR}/\overline{QE}$ low enables the 256 switches that connect the shift registers to the bit lines and indicates that a transfer will occur between the shift registers and one of the memory rows.

Once \overline{CAS} has been pulled low, $\overline{TR}/\overline{QE}$ controls when the data will appear at the Q output (if this is a read cycle). Whenever $\overline{TR}/\overline{QE}$ is held high, the Q output will be in the high-impedance state. This feature removes the possibility

of an overlap between data on the address lines and data appearing on the Q output making it possible to connect the address lines to the Q and D lines (Use of this organization prohibits the use of the early write cycle.).

address (A0 through A7)

Sixteen address bits are required to decode 1 of 65,536 storage cell locations. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe ($\overline{\text{RAS}}$). Then the eight column-address bits are set up on pins A0 through A7 and latched onto the chip by the column-address strobe ($\overline{\text{CAS}}$). All addresses must be stable on or before the falling edges of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. $\overline{\text{RAS}}$ is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. $\overline{\text{CAS}}$ is used as a chip select activating the column decoder and the input and output buffers.

write enable ($\overline{\text{W}}$)

The read or write mode is selected through the write enable ($\overline{\text{W}}$) input. A logic high on the $\overline{\text{W}}$ input selects the read mode and a logic low selects the write mode. The write enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When $\overline{\text{W}}$ goes low prior to $\overline{\text{CAS}}$, data-out will remain in the high-impedance state for the entire cycle permitting common I/O operation.

data-in (D)

Data is written during a write or read-modify-write cycle. The falling edge of $\overline{\text{CAS}}$ or $\overline{\text{W}}$ strobes data into the on-chip data latch. This latch can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle, $\overline{\text{W}}$ is brought low prior to $\overline{\text{CAS}}$ and the data is strobed in by $\overline{\text{CAS}}$ with setup and hold times referenced to this signal. In a delayed write or read-modify-write cycle, $\overline{\text{CAS}}$ will already be low, thus the data will be strobed in by $\overline{\text{W}}$ with setup and hold times referenced to this signal.

data-out (Q)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan-out of two Series 74 TTL loads. Data-out is the same polarity as data-in. The output is in the high-impedance (floating) state as long as $\overline{\text{CAS}}$ or $\overline{\text{TR}}/\overline{\text{OE}}$ is held high. Data will not appear on the output until after both $\overline{\text{CAS}}$ and $\overline{\text{TR}}/\overline{\text{OE}}$ have been brought low. In a read cycle, the guaranteed maximum output enable access time is valid only if t_{CQE} is greater than $t_{\text{CQE MAX}}$, and t_{RLCL} is greater than $t_{\text{RLCL MAX}}$. Likewise, $t_{\text{a(C)}}$ MAX is valid only if t_{RLCL} is greater than $t_{\text{RLCL MAX}}$. Once the output is valid, it will remain valid while $\overline{\text{CAS}}$ and $\overline{\text{TR}}/\overline{\text{OE}}$ are both low; $\overline{\text{CAS}}$ or $\overline{\text{TR}}/\overline{\text{OE}}$ going high will return the output to a high-impedance state. In an early write cycle, the output is always in a high-impedance state. In a delayed write or read-modify-write cycle, the output will follow the sequence for the read cycle. In a register transfer cycle, the output will always be in a high-impedance state.

refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffer is in high-impedance state unless $\overline{\text{CAS}}$ is applied, the $\overline{\text{RAS}}$ only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with $\overline{\text{RAS}}$ causes all bits in each row to be refreshed. $\overline{\text{CAS}}$ can remain high (inactive) for this refresh sequence to conserve power. Note that the shift registers are also dynamic storage elements and that the data held in the registers will be lost unless SCLK goes high to shift the data one bit position or else the data is reloaded from the memory array. See specifications for maximum register data retention times.

page-mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the chip. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 256 column locations on a single RAM, the row address and $\overline{\text{RAS}}$ are applied to multiple 64K RAMs. $\overline{\text{CAS}}$ is then decoded to select the proper RAM.

sequential access operation

$\overline{\text{TR}}/\overline{\text{OE}}$

Memory operations involving parallel use of the shift register are first indicated by bringing $\overline{\text{TR}}/\overline{\text{OE}}$ low before $\overline{\text{RAS}}$ falls low. This enables the switches connecting the 256 elements of the shift register to the 256 bit lines of the memory array. The $\overline{\text{W}}$ line determines whether the data will be transferred from or to the shift registers.

write enable ($\overline{\text{W}}$)

In the sequential access mode, $\overline{\text{W}}$ determines whether a transfer will occur from the shift registers to the memory array, or from the memory array to the shift registers. To transfer from the shift registers to the memory array, $\overline{\text{W}}$ is held low as $\overline{\text{RAS}}$ falls, and, to transfer from the memory array to the shift registers, $\overline{\text{W}}$ is held high as $\overline{\text{RAS}}$ falls. Thus, reads and writes are always with respect to the memory array. The write setup and hold times are referenced to the falling edge of $\overline{\text{RAS}}$ for this mode of operation.

row address (A0 through A7)

Eight address bits are required to select one of the 256 possible rows involved in the transfer of data to or from the shift registers. The A0-A7, $\overline{\text{W}}$, and the $\overline{\text{TR}}/\overline{\text{OE}}$ line are latched on the falling edge of $\overline{\text{RAS}}$.

register column address (A7, A6)

To select one of the four shift registers (transfer from memory to register only), the appropriate 2-bit column address (A7, A6) must be valid when CAS falls. However, the $\overline{\text{CAS}}$ and register address signals need not be supplied every cycle, only when it is desired to change or select a new register.

SCLK

Data is shifted in and out on the rising edge of SCLK. This makes it possible to view the shift registers as though it were made of 256 rising edge D flip-flops connected D to Q. The TMS4161 is designed to work with a wide range duty cycle clock to simplify system design. Note that data will appear at the SOUT pin not only on the rising edge of SCLK but also after an access time of $t_{a(\text{RSO})}$ from $\overline{\text{RAS}}$ high during a parallel load of the shift registers.

SIN and SOUT

Data is shifted in through the SIN pin and is shifted out through the SOUT pin. The TMS4161 is designed such that it requires 0 ns hold time on SIN as SCLK rises. SOUT is guaranteed not to change for at least 8 ns after SCLK rises. These features make it possible to easily connect TMS4161s together, to allow SOUT to be connected to SIN, and to give external circuitry a full SCLK cycle time to allow manipulation of the serial data. To guarantee proper serial clock sequence after power up, a transfer cycle must be initiated before serial data is applied at SIN.

$\overline{\text{SOE}}$

The serial output enable pin controls the impedance of the serial output allowing multiplexing of more than one bank of TMS4161 memories into the same external video circuitry. When $\overline{\text{SOE}}$ is at a low logic level, SOUT will be enabled and the proper data read out. When $\overline{\text{SOE}}$ is at a high logic level, SOUT will be disabled and be in the high-impedance state.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Voltage on any pin except V_{DD} and data out (see Note 1)	-1.5 V to 10 V
Voltage on V_{DD} supply and data out with respect to V_{SS}	-1 V to 6 V
Short circuit output current	50 mA
Power dissipation	1 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†] Stress beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to V_{SS} .

TMS4161
65,536-BIT MULTIPORT MEMORY

recommended operating conditions

PARAMETER	MIN	NOM	MAX	UNIT
Supply voltage, V_{DD}	4.5	5	5.5	V
Supply voltage, V_{SS}		0		V
High-level input voltage, V_{IH}	2.4		$V_{DD} + 0.3$	V
Low-level input voltage, V_{IL} (see Note 2)	-1		0.8	V
Operating free-air temperature, T_A	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

electrical characteristics over full range of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TMS4161-15			TMS4161-20			UNIT
		MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	
V_{OH} High-level output voltage (Q, SOUT)	$I_{OH} = -5$ mA	2.4			2.4			V
V_{OL} Low-level output voltage (Q, SOUT)	$I_{OL} = 4.2$ mA			0.4			0.4	V
I_I Input current (leakage)	$V_I = 0$ V to 5.8 V, $V_{DD} = 5$ V, All other pins = 0 V			±10			±10	µA
I_O Output current (leakage)	$V_O = 0.4$ V to 5.5 V, $V_{DD} = 5$ V			±10			±10	µA
I_{DD1} Average operating current during read or write cycle	$t_{c(rd)}$ = minimum cycle time, $\overline{TR}/\overline{QE}$ low after RAS falls, [‡] SCLK and SIN low, \overline{SOE} high		33	43		27	37	mA
I_{DD2}^{\S} Standby current	After 1 \overline{RAS} cycle, \overline{RAS} and CAS high, SCLK low, SIN low, \overline{SOE} high		3.5	5		3.5	5	mA
I_{DD3} Average refresh current	$t_{c(rd)}$ = minimum cycle time, CAS high, SCLK low, SIN low, \overline{SOE} high, $\overline{TR}/\overline{QE}$ high		25	37		20	32	mA
I_{DD4} Average page-mode current	$t_{c(p)}$ = minimum cycle time, \overline{RAS} low, CAS cycling, $\overline{TR}/\overline{QE}$ low after RAS falls, [‡] SCLK and SIN low, \overline{SOE} high		25	37		16	28	mA
I_{DD5}^{\parallel} Average shift register current (includes I_{DD2}^{\S})	\overline{RAS} high, CAS high, $t_{c(SCLK)} = 100$ ns		14	25		14	25	mA

NOTE: I_{DD1} thru I_{DD5} assume no load on Q and SOUT. Additional information on these parameters on last page.

[†] All typical values are at $T_A = 25^\circ\text{C}$ and nominal supply voltages.

[‡] See appropriate timing diagram.

^{\S} $V_{IL} > -0.6$ V.

^{\parallel} See power versus cycle time derating curve on last page.

capacitance over recommended supply voltage and operating free-air temperature range, f = 1 MHz

PARAMETER		TYP ¹	MAX	UNIT
C _{i(A)}	Input capacitance, address inputs	4	5	pF
C _{i(D)}	Input capacitance, data input	4	5	pF
C _{i(RC)}	Input capacitance, strobe inputs	8	10	pF
C _{i(W)}	Input capacitance, write enable input	8	10	pF
C _{i(CK)}	Input capacitance, serial clock	8	10	pF
C _{i(SI)}	Input capacitance, serial in	4	5	pF
C _{i(SOE)}	Input capacitance, serial output enable	4	5	pF
C _{i(TR)}	Input capacitance, register transfer input	4	5	pF
C _{o(Q)}	Output capacitance, random-access data	5	7	pF
C _{o(SOUT)}	Output capacitance, serial out	5	7	pF

¹ All typical values are at T_A = 25°C and nominal supply voltages.

switching characteristics over recommended supply voltage range and operating free-air temperature range (see figure 1)

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TMS4161-15		TMS4161-20		UNIT
			MIN	MAX	MIN	MAX	
t _{a(C)}	Access time from $\overline{\text{CAS}}$	C _L = 100 pF	t _{CAC}	100	135		ns
t _{a(QE)}	Access time of Q from $\overline{\text{TR}}/\overline{\text{OE}}$ low	C _L = 100 pF		40	40		
t _{a(R)}	Access time from $\overline{\text{RAS}}$	t _{RLCL} = MAX, C _L = 100 pF	t _{RAC}	150	200		
t _{a(RSO)}	SOUT access time from $\overline{\text{RAS}}$ high	C _L = 50 pF		60	60		
t _{a(SOE)}	Access time from $\overline{\text{SOE}}$ low to SOUT	C _L = 50 pF		20	25		
t _{a(SO)}	Access time from SCLK	C _L = 50 pF		30	30		
t _{dis(CH)} [‡]	Q output disable time from $\overline{\text{CAS}}$ high		t _{OFF}	20	25		
t _{dis(QE)} [‡]	Q output disable time from $\overline{\text{TR}}/\overline{\text{OE}}$ high			20	25		
t _{dis(SOE)} [‡]	Serial output disable time from $\overline{\text{SOE}}$ high			20	25		

[‡] The maximum values for t_{dis(CH)}, t_{dis(QE)}, and t_{dis(SOE)} define the time at which the output achieves the open circuit condition and are not referenced to V_{OH} or V_{OL}.

timing requirements over recommended supply voltage range and operating free-air temperature range

PARAMETER	ALT. SYMBOL	TMS4161-15		TMS4161-20		UNIT
		MIN	MAX	MIN	MAX	
$t_{c(P)}$ Page-mode cycle time	t_{PC}	160		225		ns
$t_{c(rd)}$ Read cycle time ¹	t_{RC}	235		310		ns
$t_{c(W)}$ Write cycle time	t_{WC}	235		310		ns
$t_{c(rdW)}$ Read-write/read-modify-write cycle time	t_{RWC}	260		325		ns
$t_{c(SCLK)}$ Serial clock cycle time	t_{SCC}	40	50,000	40	50,000	ns
$t_{w(CH)}$ Pulse width, \overline{CAS} high (precharge time) ²	t_{CP}	50		80		ns
$t_{w(CL)}$ Pulse width, \overline{CAS} low ³	t_{CAS}	100	10,000	135	10,000	ns
$t_{w(RH)}$ Pulse width, \overline{RAS} high (precharge time)	t_{RP}	75		100		ns
$t_{w(RL)}$ Pulse width, \overline{RAS} low ⁴	t_{RAS}	150	10,000	200	10,000	ns
$t_{w(W)}$ Write pulse width	t_{WP}	45		45		ns
$t_{w(CKL)}$ Pulse width, SCLK low		10		10		ns
$t_{w(CKH)}$ Pulse width, SCLK high		10		10		ns
$t_{w(QE)}$ $\overline{TR}/\overline{OE}$ pulse width low time		10		10		ns
t_t Transition times (rise and fall) \overline{RAS} , \overline{CAS} , and SCLK	t_T	40		40		ns
$t_{su(CA)}$ Column address setup time	t_{ASC}	3	50	3	50	ns
$t_{su(RA)}$ Row address setup time	t_{ASR}	0		0		ns
$t_{su(RW)}$ \overline{W} setup time before \overline{RAS} low with $\overline{TR}/\overline{OE}$ low		0		0		ns
$t_{su(D)}$ Data setup time	t_{DS}	0		0		ns
$t_{su(rd)}$ Read command setup time	t_{RCS}	0		0		ns
$t_{su(WCL)}$ Early write command setup time before \overline{CAS} low	t_{WCS}	-5		-5		ns
$t_{su(WCH)}$ Write command setup time before \overline{CAS} high	t_{CWL}	60		80		ns
$t_{su(WRH)}$ Write command setup time before \overline{RAS} high	t_{RWL}	60		80		ns
$t_{su(SI)}$ Serial data setup time before SCLK high		10		10		ns
$t_{su(TR)}$ $\overline{TR}/\overline{OE}$ setup time before \overline{RAS} low		0		0		ns
$t_h(CLCA)$ Column address hold time after \overline{CAS} low	t_{CAH}	45		55		ns
$t_h(RA)$ Row address hold time	t_{RAH}	20		25		ns
$t_h(RW)$ \overline{W} hold time after \overline{RAS} low with $\overline{TR}/\overline{OE}$ low		20		20		ns
$t_h(RLCA)$ Column address hold time after \overline{RAS} low	t_{AR}	95		140		ns
$t_h(CLD)$ Data hold time after \overline{CAS} low	t_{DH}	60		80		ns
$t_h(RLD)$ Data hold time after \overline{RAS} low	t_{DHR}	110		145		ns
$t_h(WLD)$ Data hold time after \overline{W} low	t_{DH}	45		55		ns
$t_h(CHrd)$ Read command hold time after \overline{CAS} high	t_{RCH}	0		0		ns
$t_h(RHrd)$ Read command hold time after \overline{RAS} high	t_{RRH}	5		5		ns
$t_h(CLW)$ Write command hold time after \overline{CAS} low	t_{WCH}	60		80		ns
$t_h(RLW)$ Write command hold time after \overline{RAS} low	t_{WCR}	110		145		ns
$t_h(RSO)$ Serial data out hold time after \overline{RAS} low with $\overline{TR}/\overline{OE}$ low		30		30		ns
$t_h(SI)$ Serial data in hold time after SCLK high		0		0		ns

(continued next page)

NOTE: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V_{IL} max and V_{IH} min must be met at the 10% and 90% points.
¹ All cycle times assume $t_T = 5$ ns.
² Page-mode only.
³ In a read-modify-write cycle, t_{CWL} and $t_{su(WCH)}$ must be observed. Depending on the user's transition times, this may require additional \overline{CAS} low time ($t_{w(CL)}$). This applies to page-mode read-modify-write also.
⁴ In a read-modify-write cycle, t_{RWL} and $t_{su(WRH)}$ must be observed. Depending on the user's transition times, this may require additional \overline{RAS} low time ($t_{w(RL)}$).

TEXAS
INSTRUMENTS

POST OFFICE BOX 225012 • DALLAS TEXAS 75265

timing requirements over recommended supply voltage range and operating free-air temperature range

PARAMETER	ALT. SYMBOL	TMS4161-15		TMS4161-20		UNIT
		MIN	MAX	MIN	MAX	
$t_{c(P)}$ Page-mode cycle time	t_{PC}	160		225		ns
$t_{c(rd)}$ Read cycle time [†]	t_{RC}	235		310		ns
$t_{c(W)}$ Write cycle time	t_{WC}	235		310		ns
$t_{c(rdW)}$ Read-write/read-modify-write cycle time	t_{RWC}	260		325		ns
$t_{c(SCLK)}$ Serial clock cycle time	t_{SCC}	40	50,000	40	50,000	ns
$t_{w(CH)}$ Pulse width, \overline{CAS} high (precharge time) [‡]	t_{CP}	50		80		ns
$t_{w(CL)}$ Pulse width, \overline{CAS} low [§]	t_{CAS}	100	10,000	135	10,000	ns
$t_{w(RH)}$ Pulse width, \overline{RAS} high (precharge time)	t_{RP}	75		100		ns
$t_{w(RL)}$ Pulse width, \overline{RAS} low	t_{RAS}	150	10,000	200	10,000	ns
$t_{w(W)}$ Write pulse width	t_{WP}	45		45		ns
$t_{w(CKL)}$ Pulse width, SCLK low		10		10		ns
$t_{w(CKH)}$ Pulse width, SCLK high		10		10		ns
$t_{w(OE)}$ $\overline{TR}/\overline{OE}$ pulse width low time		40		40		ns
t_t Transition times (rise and fall) \overline{RAS} , \overline{CAS} , and SCLK	t_T	3	50	3	50	ns
$t_{su(CA)}$ Column address setup time	t_{ASC}	0		0		ns
$t_{su(RA)}$ Row address setup time	t_{ASR}	0		0		ns
$t_{su(RW)}$ \overline{W} setup time before \overline{RAS} low with $\overline{TR}/\overline{OE}$ low		0		0		ns
$t_{su(D)}$ Data setup time	t_{DS}	0		0		ns
$t_{su(rd)}$ Read command setup time	t_{RCS}	0		0		ns
$t_{su(WCL)}$ Early write command setup time before \overline{CAS} low	t_{WCS}	-5		-5		ns
$t_{su(WCH)}$ Write command setup time before \overline{CAS} high	t_{CWL}	60		80		ns
$t_{su(WRH)}$ Write command setup time before \overline{RAS} high	t_{RWL}	60		80		ns
$t_{su(SI)}$ Serial data setup time before SCLK high		10		10		ns
$t_{su(TR)}$ $\overline{TR}/\overline{OE}$ setup time before \overline{RAS} low		0		0		ns
$t_h(CLCA)$ Column address hold time after \overline{CAS} low	t_{CAH}	45		55		ns
$t_h(RA)$ Row address hold time	t_{RAH}	20		25		ns
$t_h(RW)$ \overline{W} hold time after \overline{RAS} low with $\overline{TR}/\overline{OE}$ low		20		20		ns
$t_h(RLCA)$ Column address hold time after \overline{RAS} low	t_{AR}	95		140		ns
$t_h(CLD)$ Data hold time after \overline{CAS} low	t_{DH}	60		80		ns
$t_h(RLD)$ Data hold time after \overline{RAS} low	t_{DHR}	110		145		ns
$t_h(WLD)$ Data hold time after \overline{W} low	t_{DH}	45		55		ns
$t_h(CHrd)$ Read command hold time after \overline{CAS} high	t_{RCH}	0		0		ns
$t_h(RHrd)$ Read command hold time after \overline{RAS} high	t_{RRH}	5		5		ns
$t_h(CLW)$ Write command hold time after \overline{CAS} low	t_{WCH}	60		80		ns
$t_h(RLW)$ Write command hold time after \overline{RAS} low	t_{WCR}	110		145		ns
$t_h(RSO)$ Serial data out hold time after \overline{RAS} low with $\overline{TR}/\overline{OE}$ low		30		30		ns
$t_h(SI)$ Serial data in hold time after SCLK high		0		0		ns

(continued next page)

NOTE: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V_{IL} max and V_{IH} min must be met at the 10% and 90% points.

[†] All cycle times assume $t_T = 5$ ns.

[‡] Page-mode only.

[§] In a read-modify-write cycle, t_{CLWL} and $t_{su(WCH)}$ must be observed. Depending on the user's transition times, this may require additional \overline{CAS} low time (t_{WCL}). This applies to page-mode read-modify-write also.

^{||} In a read-modify-write cycle, t_{RLWL} and $t_{su(WRH)}$ must be observed. Depending on the user's transition times, this may require additional \overline{RAS} low time ($t_{w(RL)}$).

timing requirements over recommended supply voltage range and operating free-air temperature range (continued)

PARAMETER	ALT. SYMBOL	TMS4161-15		TMS4161-20		UNIT
		MIN	MAX	MIN	MAX	
$t_{h(SO)}$ Serial data out hold time after SCLK high		8		8		ns
$t_{h(TR)}$ $\overline{TR}/\overline{OE}$ hold time after RAS low		20		20		ns
t_{RLCH} Delay time, RAS low to CAS high	t_{CSH}	150		200		ns
t_{CHRL} Delay time, CAS high to RAS low	t_{CRP}	0		0		ns
t_{CLOEH} Delay time, CAS low to OE high		100		135		ns
t_{CLRHL} Delay time, CAS low to RAS high	t_{RSH}	100		135		ns
t_{CLWL} Delay time, CAS low to W low (read-modify-write cycle only)	t_{CWD}	60		65		ns
t_{CQE} Delay time, CAS low to OE low (maximum value specified only to guarantee $t_{a(QE)}$ access time)			60		95	ns
t_{RHSC} Delay time, RAS high to SCLK high		50	50,000	50	50,000	ns
t_{RLCL} Delay time, RAS low to CAS low (maximum value specified only to guarantee $t_{a(R)}$)	t_{RCD}	20	50	25	65	ns
t_{RLWL} Delay time, RAS low to W low (read-modify-write cycle only)	t_{RWD}	110		130		ns
t_{CKRL} Delay time, SCLK high before RAS low with $\overline{TR}/\overline{OE}$ low †		10	50,000	10	50,000	ns
t_{rf} Refresh time interval	t_{REF}		4		4	ms

NOTE: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V_{IL} max and V_{IH} min must be met at the 10% and 90% points.

† SCLK be high or low during $t_{w(RL)}$.

PARAMETER MEASUREMENT INFORMATION





FIGURE 1 - LOAD CIRCUIT


TMS4161
65,536-BIT MULTIPOINT MEMORY

read cycle timing




TMS4161
65,536-BIT MULTIPORT MEMORY

write cycle timing




* The enable time (t_{en}) for a write cycle is equal in duration to the access time from \overline{CAS} ($t_a(C)$) in a read cycle; but the active levels at the output are invalid.

read-write/read-modify-write cycle timing




page-mode write cycle timing




NOTE 1: Timing is for non-multiplexed D, Q and Address lines.

page-mode read-modify-write cycle timing




NOTE: Timing is for non-multiplexed D, Q, and Address lines.

RAS only refresh timing




shift register to memory timing



- NOTES:
1. The shift register to memory cycle is used to transfer data from the shift register to the memory array. Every one of the 256 locations in the shift register is written into the 256 columns of the selected row. Note that the data that was in the shift register may have resulted, either from a serial shift in or from a parallel load of the shift register from one of the memory array rows.
 2. SOE assumed low.
 3. SCLK may be high or low during $t_w(RL)$.


memory to shift register timing



- NOTES:
1. The memory to shift register cycle is used to load the shift register in parallel from the memory array. Every one of the 256 locations in the shift register re written into from the 256 columns of the selected row. Note that the data that is loaded into the shift register may be either shifted out or written back into another row.
 2. SOE assumed low.
 3. SCLK may be high or low during $t_w(RL)$.


**IMS4161
65,536-BIT MULTIPOINT MEMORY**

serial data transfer timing



NOTE: While shifting data through the serial shift register, the state of $\overline{\text{TR}}/\overline{\text{QE}}$ is a don't care as long as $\overline{\text{TR}}/\overline{\text{QE}}$ is held high when $\overline{\text{RAS}}$ goes low and $t_{su}(\text{TR})$ and $t_h(\text{TR})$ timings are observed. This requirement avoids the initiation of a register-to-memory or memory-to-register data transfer operation. The serial data transfer cycle is used to shift data in and/or out of the shift register.

shift register to memory multiple timing




* CAS and register address need not be supplied every cycle, only when it is desired to change or select a new register length.

NOTES: 1. The shift register to memory multiple cycle is used to write the shift register data to more than one row of the memory array. An application of this could be clearing all memory. To do this, the SIN line would be held at 0 to fill all locations in the shift register with 0's. The shift register would then be written into all 256 rows of the memory array in 256 cycles. The random output port Q will be in a high-impedance state as long as register transfer cycles are selected.




2. SOE assumed low.

memory to shift register to memory multiple timing



* CAS and register address need not be supplied every cycle, only when it is desired to change from one register address to another.

- NOTES:
1. The memory to shift register to memory multiple cycle is used to reorder the rows within the memory array itself. First, the data in a row is stored in the shift register and then it is written into other selected rows. The random output port Q will be in a high-impedance state as long as register transfer cycles are selected.
 2. SOE assumed low.



Texas Instruments reserves the right to make changes at any time in order to improve design and to supply the best product possible.