Difference between revisions of "Lecture Notes"
From CSE260M Wiki
Jump to navigationJump to searchLine 3: | Line 3: | ||
*[[media:Mano_ch02_images.pdf|Chapter 2]] | *[[media:Mano_ch02_images.pdf|Chapter 2]] | ||
*[[media:Mano_ch03_images.pdf|Chapter 3]] | *[[media:Mano_ch03_images.pdf|Chapter 3]] | ||
− | *[[media:EVERYTHING_YOU_ALWAYS_WANTED_2016.pdf|Synthesizable VHDL (2016 Version)]] | + | *[[media:EVERYTHING_YOU_ALWAYS_WANTED_2016.pdf| Synthesizable VHDL (2016 Version)]] |
*[[media:Vivado_Simulation_Tutorial.pdf|Vivado Simulation Tutorial 1]] | *[[media:Vivado_Simulation_Tutorial.pdf|Vivado Simulation Tutorial 1]] | ||
*[[media:Vivado_Simulation_Tutorial_2.pdf|Vivado Simulation Tutorial 2 (Forcing a Clock)]] | *[[media:Vivado_Simulation_Tutorial_2.pdf|Vivado Simulation Tutorial 2 (Forcing a Clock)]] |
Revision as of 16:41, 26 October 2016
- Course Introduction
- Chapter 1
- Chapter 2
- Chapter 3
- Synthesizable VHDL (2016 Version)
- Vivado Simulation Tutorial 1
- Vivado Simulation Tutorial 2 (Forcing a Clock)
- Full Vivado Tutorial (John MacKay)
- Boole's Expansion Theorem
- Chapter 4
- First Counter
- Second Counter
- Oscillators and Clock Distribution
- Definitions and Theorems for Sequential Machines
- Minimizing Completely Specified Machines
- Chapter 5
- Chapter 6
- Chapter 7
- Chapter 8
- Chapter 9
- Chapter 10
- Chapter 11
- Chapter 12
- Anomalous Behavior of Synchronizer and Arbiter Circuits
- Measured Flip-Flop Responses to Marginal Triggering
Links: