Difference between revisions of "Syllabus"

From CSE260M Wiki
Jump to navigationJump to search
(Replaced content with "#Chaper 1 ##1.1 ##1.2 ##1.3 ###1.3.1 ###1.3.2 ###1.3.3 ###1.3.4 #Chapter 2")
Line 1: Line 1:
#Chaper 1
+
#Digital Systems and Information
##1.1
+
##Number Systems
##1.2
+
##Base Conversion
##1.3
+
##Arithmetic Operations
###1.3.1
+
##Codes
###1.3.2
+
#Combinational Logic Circuits
###1.3.3
+
##Logic Gates
###1.3.4
+
##Boolean Algebra
#Chapter 2
+
##K-Maps
 +
##Sum of Products
 +
##Product of Sums
 +
##VHDL Representations
 +
#Combinational Logic Design
 +
##Hierarchical Design Concepts
 +
##Decoders/Encoders
 +
##Multiplexers
 +
##Binary Adders
 +
##Subtraction/2s Complement
 +
##Multiplication
 +
##Division
 +
#Sequential Circuits
 +
##Latches
 +
##Flip-Flops
 +
##State Diagrams
 +
##Finite-State Machine Synthesis
 +
##VHDL Representations
 +
#Digital Hardware Representation
 +
##CMOS
 +
##PALs/PLAs
 +
##FPGAs
 +
#Register Transfer (Primarily VHDL Representations)

Revision as of 15:19, 13 April 2016

  1. Digital Systems and Information
    1. Number Systems
    2. Base Conversion
    3. Arithmetic Operations
    4. Codes
  2. Combinational Logic Circuits
    1. Logic Gates
    2. Boolean Algebra
    3. K-Maps
    4. Sum of Products
    5. Product of Sums
    6. VHDL Representations
  3. Combinational Logic Design
    1. Hierarchical Design Concepts
    2. Decoders/Encoders
    3. Multiplexers
    4. Binary Adders
    5. Subtraction/2s Complement
    6. Multiplication
    7. Division
  4. Sequential Circuits
    1. Latches
    2. Flip-Flops
    3. State Diagrams
    4. Finite-State Machine Synthesis
    5. VHDL Representations
  5. Digital Hardware Representation
    1. CMOS
    2. PALs/PLAs
    3. FPGAs
  6. Register Transfer (Primarily VHDL Representations)