|
|
| Line 1: |
Line 1: |
| − | #Digital Systems and Information
| + | {| class="wikitable" |
| − | ##Number Systems
| + | |+SYLLABUS |
| − | ##Base Conversion
| + | |- |
| − | ##Arithmetic Operations
| + | |Orange |
| − | ##Codes
| + | |Apple |
| − | #Combinational Logic Circuits
| + | |- |
| − | ##Logic Gates
| + | |Bread |
| − | ##Boolean Algebra
| + | |Pie |
| − | ##K-Maps
| + | |- |
| − | ##Sum of Products
| + | |Butter |
| − | ##Product of Sums
| + | |Ice cream |
| − | ##VHDL Representations
| + | |} |
| − | ##FPGA LUT-based Implementation
| |
| − | #Combinational Logic Design
| |
| − | ##Hierarchical Design Concepts
| |
| − | ##Decoders/Encoders
| |
| − | ##Multiplexers
| |
| − | ##Binary Adders
| |
| − | ##Subtraction/2s Complement
| |
| − | ##Multiplication
| |
| − | ##Division
| |
| − | #Sequential Circuits
| |
| − | ##Latches
| |
| − | ##Flip-Flops
| |
| − | ##Registers
| |
| − | ##State Diagrams
| |
| − | ##Finite State Machines (FSMs)
| |
| − | ###Mealy and Moore Models
| |
| − | ###Finite-State Machine Synthesis
| |
| − | ###VHDL Representations
| |
| − | ###FPGA Implementations of FSMs
| |
| − | #Register Transfer Notation
| |
| − | ##RTN Notation
| |
| − | ##VHDL RTN Representations for Hardware Implementation of Register Transfers
| |
| − | ###The Pipelined Difference Engine
| |
| − | ###The Bus-Based Difference Engine
| |
| − | #Introduction to Microprocessors
| |
| − | ##Extending the Bus-Based Difference Engine to the Really Simple RISC Computer
| |
| − | ##The Really Simple RISC Computer
| |
| − | ###Datapath
| |
| − | ###Control FSM
| |
| − | ###Displacement-Based Addressing
| |
| − | ###Memory
| |
| − | ####SRAM
| |
| − | ####DRAM
| |
| − | ####Address Decoding
| |
| − | ##RSRC Assembly Language and Simulator
| |
| − | ##RSRC VHDL Description and Implementation
| |
