Difference between revisions of "Syllabus"
From CSE260M Wiki
Jump to navigationJump to searchLine 20: | Line 20: | ||
##Multiplication | ##Multiplication | ||
##Division | ##Division | ||
− | |||
#Sequential Circuits | #Sequential Circuits | ||
##Latches | ##Latches | ||
Line 28: | Line 27: | ||
##VHDL Representations | ##VHDL Representations | ||
##FPGA Implementations of FSMs | ##FPGA Implementations of FSMs | ||
− | |||
#Register Transfer Notation | #Register Transfer Notation | ||
##RTN Notation | ##RTN Notation | ||
Line 34: | Line 32: | ||
###The Pipelined Difference Engine | ###The Pipelined Difference Engine | ||
###The Bus-Based Difference Engine | ###The Bus-Based Difference Engine | ||
− | |||
#Introduction to Microprocessors | #Introduction to Microprocessors | ||
##Extending the Bus-Based Difference Engine to the Really Simple RISC Computer | ##Extending the Bus-Based Difference Engine to the Really Simple RISC Computer |
Revision as of 19:52, 12 December 2016
- Digital Systems and Information
- Number Systems
- Base Conversion
- Arithmetic Operations
- Codes
- Combinational Logic Circuits
- Logic Gates
- Boolean Algebra
- K-Maps
- Sum of Products
- Product of Sums
- VHDL Representations
- FPGA LUT-based Implementation
- Combinational Logic Design
- Hierarchical Design Concepts
- Decoders/Encoders
- Multiplexers
- Binary Adders
- Subtraction/2s Complement
- Multiplication
- Division
- Sequential Circuits
- Latches
- Flip-Flops
- State Diagrams
- Finite-State Machine Synthesis
- VHDL Representations
- FPGA Implementations of FSMs
- Register Transfer Notation
- RTN Notation
- VHDL RTN Representations for Hardware Implementation of Register Transfers
- The Pipelined Difference Engine
- The Bus-Based Difference Engine
- Introduction to Microprocessors
- Extending the Bus-Based Difference Engine to the Really Simple RISC Computer
- The Really Simple RISC Computer
- Datapath
- Control FSM
- Displacement-Based Addressing
- RSRC Assembly Language and Simulator