Difference between revisions of "Syllabus"
From CSE260M Wiki
Jump to navigationJump to search (Replaced content with "#Chaper 1 ##1.1 ##1.2 ##1.3 ###1.3.1 ###1.3.2 ###1.3.3 ###1.3.4 #Chapter 2") |
|||
Line 1: | Line 1: | ||
− | # | + | #Digital Systems and Information |
− | ## | + | ##Number Systems |
− | ## | + | ##Base Conversion |
− | ## | + | ##Arithmetic Operations |
− | ### | + | ##Codes |
− | ### | + | #Combinational Logic Circuits |
− | ### | + | ##Logic Gates |
− | ### | + | ##Boolean Algebra |
− | # | + | ##K-Maps |
+ | ##Sum of Products | ||
+ | ##Product of Sums | ||
+ | ##VHDL Representations | ||
+ | #Combinational Logic Design | ||
+ | ##Hierarchical Design Concepts | ||
+ | ##Decoders/Encoders | ||
+ | ##Multiplexers | ||
+ | ##Binary Adders | ||
+ | ##Subtraction/2s Complement | ||
+ | ##Multiplication | ||
+ | ##Division | ||
+ | #Sequential Circuits | ||
+ | ##Latches | ||
+ | ##Flip-Flops | ||
+ | ##State Diagrams | ||
+ | ##Finite-State Machine Synthesis | ||
+ | ##VHDL Representations | ||
+ | #Digital Hardware Representation | ||
+ | ##CMOS | ||
+ | ##PALs/PLAs | ||
+ | ##FPGAs | ||
+ | #Register Transfer (Primarily VHDL Representations) |
Revision as of 15:19, 13 April 2016
- Digital Systems and Information
- Number Systems
- Base Conversion
- Arithmetic Operations
- Codes
- Combinational Logic Circuits
- Logic Gates
- Boolean Algebra
- K-Maps
- Sum of Products
- Product of Sums
- VHDL Representations
- Combinational Logic Design
- Hierarchical Design Concepts
- Decoders/Encoders
- Multiplexers
- Binary Adders
- Subtraction/2s Complement
- Multiplication
- Division
- Sequential Circuits
- Latches
- Flip-Flops
- State Diagrams
- Finite-State Machine Synthesis
- VHDL Representations
- Digital Hardware Representation
- CMOS
- PALs/PLAs
- FPGAs
- Register Transfer (Primarily VHDL Representations)