Difference between revisions of "Lecture Notes"

From CSE260M Wiki
Jump to navigationJump to search
 
(74 intermediate revisions by the same user not shown)
Line 1: Line 1:
−
*[[media:CSE_462M_COURSE_INTRODUCTION.pdf|Course Introduction]]
+
*[[media:Einstein.pdf|Course Introduction]]
−
*[[media:0714IFD1.pdf|Use Advanced PCB Technology to Produce 50% Smaller Product Designs]]
+
*[[media:Mano_ch01_images.pdf|Chapter 1]]
−
*[[media:Reflection_Lecture.pdf|Reflection Lecture]]
+
*[[media:The_Reflected_Binary_(Gray)_Code.pdf|-----The Reflected Binary (Gray) Code]]
−
*[[media:Maximum_ExpressPCB_Trace_Impedance.pdf|Maximum ExpressPCB Trace Impedance]]
+
*[[media:Mano_ch02_images.pdf|Chapter 2]]
−
*[[media:AN-5017.pdf|LVDS Fundamentals]]
+
*[[media:Mano_ch03_images.pdf|Chapter 3]]
−
*[[media:R2R_Circuit.pdf|R-2R DAC Circuit]]
+
*[[media:EVERYTHING_YOU_ALWAYS_WANTED_2016.pdf|-----Synthesizable VHDL (2016 Version)]]
−
*[[media:R2R_SPICE.pdf|R-2R DAC SPICE DECK]]
+
*[[media:Vivado_Simulation_Tutorial.pdf|-----Vivado Simulation Tutorial 1]]
−
*[[media:R2R_Simulation.pdf|R-2R DAC Simulation]]
+
*[[media:Vivado_Simulation_Tutorial_2.pdf|-----Vivado Simulation Tutorial 2 (Forcing a Clock)]]
−
*[[media:AN810.pdf|Understanding Flash ADCs]]
+
*[[media:Vivado_Tutorial.pdf|-----Full Vivado Tutorial (John MacKay)]]
−
*[[media:fermilab-conf-07-601-e.pdf|Fermilab ADC/TDC in FPGA Paper]]
+
*[[media:Boole’s_Expansion_Theorem.pdf|-----Boole's Expansion Theorem]]
−
*[[media:Ramp_Generator.pdf|Analog Ramp Generator]]
+
*[[media:Mano_ch04_images.pdf|Chapter 4]]
−
*[[media:MLE-TB20110419.pdf|Altera Delta-Sigma ADC in FPGA Paper]]
+
*[[media:Norlatch.pdf|-----NOR SR Latch]]
−
*[[media:Volume-1Number-2PP-508-513.pdf|Xilinx Modified Delta-Sigma ADC in FPGA Paper]]
+
*[[media:First_Counter.pdf|-----First Counter]]
−
*[[media:CreatingAnADCUsingFPGAResources.pdf|Lattice Semiconductor ADC White Paper]]
+
*[[media:Second_Counter.pdf|-----Second Counter]]
−
*[[media:SAR_ADC_Paper.pdf|Successive Approximation ADC in FPGA Paper]]
+
*[[media:Oscillators_and_Clock_Distribution.pdf|-----Oscillators and Clock Distribution]]
−
*[[media:deltasigma.pdf|Modified Delta-Sigma SPICE Model]]
+
*[[media:Definitions_and_Theorems_for_Sequential_Machines.pdf|-----Definitions and Theorems for Sequential Machines]]
−
*[[media:FFTMAG.png|FFT Magnitude]]
+
*[[media:Minimizing_Completely_Specified_Machines.pdf|-----Minimizing Completely Specified Machines]]
−
*[[media:Modified_Delta-Sigma_Test_Results.pdf|WDR Test PCB Scope Plots (Instructor Only)]]
+
*[[media:Metastability 1.pdf|-----Anomalous Behavior of Synchronizer and Arbiter Circuits]]
−
*[[media:Manar_Filter_Output.pdf|Manar Filter Output (Instructor Only)]]
+
*[[media:Metastability 2.pdf|-----Measured Flip-Flop Responses to Marginal Triggering]]
−
*[[media:Recovering_the_Input.pdf|(Comments on) Recovering the Input Signal]]
 
−
*[[media:AD9748.pdf|Example 8-bit 210 Msample/s Current Output DAC]]
 
−
*[[media:AD9764.pdf|Example 14-bit 125 Msample/s Current Output DAC]]
 
−
*[[media:LTC2000_DAC.pdf|Example 16-bit 2.5 Gsample/s Current Output DAC]]
 
−
*[[media:Adc12j4000.pdf|Example 12-bit 4 Gs/s ADC]]
 
−
*[[media:Oscillators_and_Clock_Distribution.pdf|Oscillators and Clock Distribution]]
 
−
*[[media:Lumped_Lecture.pdf|Lumped Lecture]]
 
−
*[[media:ug382.pdf|Spartan 6 FPGA Clocking Resources User Guide]]
 
−
*[[media:EVERYTHING_YOU_ALWAYS_WANTED.pdf|VHDL Lecture]]
 
−
*[[media:Simulation_Tutorial.pdf|Xilinx ISE Simulation Tutorial]]
 
−
*[[media:State_Equal_Output_Moore_Example_Fixed.pdf|State Equal Output Moore Machine Example]]
 
−
*[[media:Metastability 1.pdf|Anomalous Behavior of Synchronizer and Arbiter Circuits]]
 
−
*[[media:Metastability 2.pdf|Measured Flip-Flop Responses to Marginal Triggering]]
 
−
*[[media:ieee_codeofethics.pdf|IEEE Code of Ethics]]
 
−
*[[media:Employment Contract - Clean.pdf|Employment Contract]]
 
  
−
Links:
 
  
−
[http://math.stackexchange.com/questions/397586/intuitive-way-to-understand-the-square-wave-spectrum Fourier Transform of a Square Wave]]
+
*[[media:Mano_ch05_images.pdf|Chapter 5]]
 +
*[[media:Mano_ch06_images.pdf|Chapter 6]]
 +
 
 +
 
 +
*[[media:PID4703951.pdf|Using Babbage's Difference Engine to Introduce Computer Architecture (instructor Only)]]
 +
*[[media:The_Really_Simple_RISC_Computer.pdf|The Really Simple RISC Computer (RSRC)]]
 +
*[[media:RSRC_CONTROL_VHDL.pdf|---RSRC CONTROL.VHD (Instructor Only)]]
 +
*[[media:ALU.pdf|---RSRC ALU.VHD (Instructor Only)]]
 +
*[[media:EPROM.pdf|---RSRC EPROM.VHD (Instructor Only)]]
 +
*[[media:SRAM.pdf|---RSRC SRAM.VHD (Instructor Only)]]
 +
*[[media:RSRC.pdf|---RSRC.VHD (Instructor Only)]]
 +
*[[media:TESTBENCH.pdf|---RSRC TESTBENCH.VHD (Instructor Only)]]
 +
*[[media:RSRC_Abstract_RTN.pdf|RSRC Abstract RTN]]
 +
*[[media:RSRC_4KB_Sync_SRAM.pdf|1Kx32 RSRC Memory Subsystem]]
 +
*[[media:DISPLACEMENT.pdf|RSRC/SRC Displacement-Based Addressing]]
 +
*[[media:SRC_Material.pdf|SRC Documentation]]
 +
*[[media:1_BUS_RSRC_BLOCK_DIAGRAM.pdf|---1-Bus SRC Block Diagram (From Heuring and Jordan)]]
 +
*[[media:2_BUS_RSRC_BLOCK_DIAGRAM.pdf|---2-Bus SRC Block Diagram (From Heuring and Jordan)]]
 +
*[[media:3_BUS_RSRC_BLOCK_DIAGRAM.pdf|---3-Bus SRC Block Diagram (From Heuring and Jordan)]]
 +
*[[media:3_BUS_RSRC_REGFILE.pdf|------3-Bus SRC Register File (From Heuring and Jordan)]]
 +
*[[media:Intel_8086_Block_Diagram.pdf|Intel 8086 Block Diagram]]
 +
*[[media:Difference_Engine_in_C.pdf|Difference Engine in C (x86)]]
 +
 
 +
 
 +
*[[media:Mano_ch07_images.pdf|Chapter 7]]
 +
*[[media:Mano_ch08_images.pdf|Chapter 8]]
 +
*[[media:Mano_ch09_images.pdf|Chapter 9]]
 +
*[[media:Mano_ch10_images.pdf|Chapter 10]]
 +
*[[media:Mano_ch11_images.pdf|Chapter 11]]
 +
*[[media:Mano_ch12_images.pdf|Chapter 12]]
 +
 
  
−
[http://emclab.mst.edu/pcbtlc2/ PCB Trace Impedance Calculator]]
+
Links:
  
−
[https://davidkessner.wordpress.com/2011/05/01/adc-in-an-fpga/ ADC in an FPGA (Part 1)]
+
[http://classes.engineering.wustl.edu/cse362/images/8/89/Ch7CSDA.pdf CSE 362M Chapter 7]
  
−
[https://davidkessner.wordpress.com/2011/06/05/adc-in-an-fpga-part-2/ ADC in an FPGA (Part 2)]
+
[http://classes.engineering.wustl.edu/cse362/index.php/File:SRCToolsv3.1.1.jar SRC SIMULATOR]
  
−
[http://www.xilinx.com/itp/xilinx10/isehelp/ise_c_constraints_timing_strategies.htm Xilinx ISE Timing Constraints Strategies]
+
[http://www.xilinx.com/video/hardware/creating-basic-clock-constraints.html Vivado Clock Constraints Tutorial]
  
−
[http://www.acm.org/about/code-of-ethics?searchterm=code+of+ethics ACM Code of Ethics]
+
[http://www.epanorama.net/documents/pc/vga_timing.html VGA Timing]

Latest revision as of 20:16, 9 May 2017





Links:

CSE 362M Chapter 7

SRC SIMULATOR

Vivado Clock Constraints Tutorial

VGA Timing

Retrieved from "http://classes.engineering.wustl.edu/cse260m/index.php?title=Lecture_Notes&oldid=1470"