Difference between revisions of "Lecture Notes"
From CSE260M Wiki
Jump to navigationJump to search| Line 1: | Line 1: | ||
| + | *[[media:Roll.pdf|Course Roster]] | ||
| + | |||
| + | |||
*[[media:Einstein.pdf|Course Introduction]] | *[[media:Einstein.pdf|Course Introduction]] | ||
*[[media:Mano_ch01_images.pdf|Chapter 1]] | *[[media:Mano_ch01_images.pdf|Chapter 1]] | ||
Revision as of 15:03, 24 January 2017
- Course Introduction
- Chapter 1
- -----The Reflected Binary (Gray) Code
- Chapter 2
- Chapter 3
- -----Synthesizable VHDL (2016 Version)
- -----Vivado Simulation Tutorial 1
- -----Vivado Simulation Tutorial 2 (Forcing a Clock)
- -----Full Vivado Tutorial (John MacKay)
- -----Boole's Expansion Theorem
- Chapter 4
- -----First Counter
- -----Second Counter
- -----Oscillators and Clock Distribution
- -----Definitions and Theorems for Sequential Machines
- -----Minimizing Completely Specified Machines
- Chapter 5
- Chapter 6
- The Really Simple RISC Computer (RSRC)
- 1Kx32 RSRC Memory Subsystem
- RSRC CONTROL.VHD (Instructor Only)
- RSRC/SRC Displacement-Based Addressing
- SRC Documentation
- Chapter 7
- Chapter 8
- Chapter 9
- Chapter 10
- Chapter 11
- Chapter 12
- Anomalous Behavior of Synchronizer and Arbiter Circuits
- Measured Flip-Flop Responses to Marginal Triggering
Links:
