Difference between revisions of "Lecture Notes"
From CSE260M Wiki
Jump to navigationJump to search| Line 4: | Line 4: | ||
*[[media:Mano_ch03_images.pdf|Chapter 3]] | *[[media:Mano_ch03_images.pdf|Chapter 3]] | ||
*[[media:EVERYTHING_YOU_ALWAYS_WANTED_2016.pdf|-----Synthesizable VHDL (2016 Version)]] | *[[media:EVERYTHING_YOU_ALWAYS_WANTED_2016.pdf|-----Synthesizable VHDL (2016 Version)]] | ||
| − | *[[media:Vivado_Simulation_Tutorial.pdf|Vivado Simulation Tutorial 1]] | + | *[[media:Vivado_Simulation_Tutorial.pdf|-----Vivado Simulation Tutorial 1]] |
| − | *[[media:Vivado_Simulation_Tutorial_2.pdf|Vivado Simulation Tutorial 2 (Forcing a Clock)]] | + | *[[media:Vivado_Simulation_Tutorial_2.pdf|-----Vivado Simulation Tutorial 2 (Forcing a Clock)]] |
| − | *[[media:Vivado_Tutorial.pdf|Full Vivado Tutorial (John MacKay)]] | + | *[[media:Vivado_Tutorial.pdf|-----Full Vivado Tutorial (John MacKay)]] |
| − | *[[media:Boole’s_Expansion_Theorem.pdf|Boole's Expansion Theorem]] | + | *[[media:Boole’s_Expansion_Theorem.pdf|-----Boole's Expansion Theorem]] |
*[[media:Mano_ch04_images.pdf|Chapter 4]] | *[[media:Mano_ch04_images.pdf|Chapter 4]] | ||
| − | *[[media:First_Counter.pdf|First Counter]] | + | *[[media:First_Counter.pdf|-----First Counter]] |
| − | *[[media:Second_Counter.pdf|Second Counter]] | + | *[[media:Second_Counter.pdf|-----Second Counter]] |
| − | *[[media:Oscillators_and_Clock_Distribution.pdf|Oscillators and Clock Distribution]] | + | *[[media:Oscillators_and_Clock_Distribution.pdf|-----Oscillators and Clock Distribution]] |
| − | *[[media:Definitions_and_Theorems_for_Sequential_Machines.pdf|Definitions and Theorems for Sequential Machines]] | + | *[[media:Definitions_and_Theorems_for_Sequential_Machines.pdf|-----Definitions and Theorems for Sequential Machines]] |
| − | *[[media:Minimizing_Completely_Specified_Machines.pdf|Minimizing Completely Specified Machines]] | + | *[[media:Minimizing_Completely_Specified_Machines.pdf|-----Minimizing Completely Specified Machines]] |
*[[media:Mano_ch05_images.pdf|Chapter 5]] | *[[media:Mano_ch05_images.pdf|Chapter 5]] | ||
*[[media:Mano_ch06_images.pdf|Chapter 6]] | *[[media:Mano_ch06_images.pdf|Chapter 6]] | ||
Revision as of 16:42, 26 October 2016
- Course Introduction
- Chapter 1
- Chapter 2
- Chapter 3
- -----Synthesizable VHDL (2016 Version)
- -----Vivado Simulation Tutorial 1
- -----Vivado Simulation Tutorial 2 (Forcing a Clock)
- -----Full Vivado Tutorial (John MacKay)
- -----Boole's Expansion Theorem
- Chapter 4
- -----First Counter
- -----Second Counter
- -----Oscillators and Clock Distribution
- -----Definitions and Theorems for Sequential Machines
- -----Minimizing Completely Specified Machines
- Chapter 5
- Chapter 6
- Chapter 7
- Chapter 8
- Chapter 9
- Chapter 10
- Chapter 11
- Chapter 12
- Anomalous Behavior of Synchronizer and Arbiter Circuits
- Measured Flip-Flop Responses to Marginal Triggering
Links:
