

Digital IC Design and Architecture



MOS Transistor


Goal of this chapter

- Present intuitive understanding of device operation
- Introduction of basic device equations of PN junction
- Introduction of basic device equations of FET
- Analysis of secondary and deep-sub-micron effects




Properties of Si

Properties of Si




 covalent bonding in the Si crystal, veiwed along a <100> direction




Energy band diagram of Si: Eg=1.1eV

Typical band structures at 0 K



A. Insulators have large band gaps which prevents electrons to "jump" from valence to conduction band. B. Semiconductors have smaller band gaps such that electrons can be thermally excited to the conduction band C. In metals, large number of electrons exist in the valence band.


Doping of Silicon




Energy band model and chemical bond model of dopants in semiconductors: (a) donation of electrons from donor level to conduction band; (b) acceptance of valence band electrons by an acceptor level, and the resulting creation of holes; (c) donor and acceptor atoms in the covalent bonding model of a Si crystal.

Energy Band Diagram of p-type Silicon

Copyright C The McGraw-Hill Companies, Inc. Permission required for reproduction or display.




Junction between two materials





Two materials in intimate contact at equilibrium. *Note: Since the net motion of electrons is zero, the equilibrium Fermi level must be constant throughout*.


PN Junction: Energy Band





PN Junction Under External Bias













MOSFET Energy Band Diagram

Two terminal MOS Structure




Energy Band Diagram of FET




Two-Terminal MOS Structure with External Bias


Three Regions of Operation:
1. Accumulation Region: VG < 0
2. Depletion Region: VG > 0, small
3. Inversion Region: VG > 0, large



Two-Terminal MOS Structure Accumulation Region




Two-Terminal MOS Structure Depletion Region




Copyright C The McGraw-Hill Companies, Inc. Permission required for reproduction or display.

Two-Terminal MOS Structure Inversion Region



Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.

Two-Terminal MOS Structure Energy Band Diagram Copyright © The McGraw-Hill Cor anies, Inc. Permission required for reproduction or display. Metal (AI) Oxide Semiconductor (Si) p-type Ec Bending of the semiconductor Ei bands at the onset ΦF $|2\phi_{\rm F}|$ E_{Fp} of strong inversion: - \$F qV_{T0} Εv the surface E_{Fm} potential ϕ_s is twice the value of $\phi_{\rm F}$ in




the neutral p

Two-Terminal MOS Structure Depletion Region

 $\nabla_{G} > 0$ (small) $\mathbf{X}_{d} = \mathbf{f}(\phi)$ _ DEPLETION Region p-type Si Substrate ϕ = voltage across the $V_{B} = 0$ Mobile hole charge density in depletion region thin layer parallel to Si-Oxide $dQ = -qN_A dx$ interface $(dV=dQ/C) \quad d\phi = \frac{-x}{\epsilon_{Si}} dQ = x \frac{qN_A}{\epsilon_{Si}} dx \longrightarrow Change in surface potential$ to displace dQ by distance x into bulk (Poisson eq) $\int_{\Phi_{T}}^{\Phi_{S}} d\phi = \int_{0}^{A} \frac{qN_{A}}{\epsilon_{Si}} dx$ $\phi_s - \phi_F = \frac{qN_A}{2sc} x_d^2$ **Depletion Region Charge Density** $x_{d} = \sqrt{\frac{2\varepsilon_{Si} |\phi_{s} - \phi_{F}|}{\alpha N}}$ $Q = -qN_Ax_d = -\sqrt{qN_A\varepsilon_{Si}}|\phi_s - \phi_F|$

Two-Terminal MOS Structure Inversion Region



Threshold Voltage for MOS Transistors

n-channel enhancement

For $V_{SB} = 0$, the threshold voltage is denoted as V_{T0} or $V_{T0} V_{T0} > VT0$ in SPICE]

$$V_{T0} = \Phi_{GC} - 2\phi_F - \frac{Q_{ox}}{C_{ox}} - \frac{Q_{B0}}{C_{ox}} + \text{ for nMOS} - \text{ for pMOS}$$
$$V_{FB} \rightarrow Flat Band Voltage \qquad [V_{FB} = VFB \text{ in SPICE}]$$

Threshold Voltage factors:

- -> Gate conductor material;
- -> Gate oxide material & thickness;
- -> Substrate doping;
- -> Impurities in Si-oxide interface;
- -> Source-bulk voltage V_{SB};

-> Temperature.

 $\begin{aligned} Q_{B0} &= -\sqrt{2qN_{A}\epsilon_{Si}} \left| -2\phi_{F} \right| C/cm^{2} \quad [N_{A} = \text{NSUB in SPICE}] \\ Q_{B0} & -> \text{ depletion charge density at surface inversion } (\phi_{s} = -\phi_{F}) \end{aligned}$

 $[2\phi_{\rm F} = PHI \text{ in SPICE}]$

$$\begin{split} \Phi_{GC} &= \phi_F(\text{substrate}) - \phi_M & \text{metal gate} \\ \Phi_{GC} &= \phi_F(\text{substrate}) - \phi_F(\text{gate}) & \text{polysilicon gate} \\ \Phi_{GC} &= \phi_{F(\text{sub})} - \phi_{F(\text{gate})} & -> \text{work function between gate and channel} \\ Q_{\text{ox}} &= q N_{\text{ox}} C/cm^2 & [Q_{\text{ox}} = q \text{NSS in SPICE}] \\ Q_{\text{ox}} -> \text{charge density at gate Si-oxide interface due to} \end{split}$$

impurities and lattice imperfections at the interface.

 $C_{ox} = \frac{\varepsilon_{ox}}{t_{ox}}$ - Gate oxide capacitance per unit area


Adjusting VT0 using an added Channel Implant

$$V_{T0} = \Phi_{GC} - 2\phi_F - \frac{Q_{ox}}{C_{ox}} - \frac{Q_{B0}}{C_{ox}}$$

Intrinsic V_{T0} - no channel implant adjustment

$$V_{T0}^{'} = V_{T0} + \Delta V_{T0} = \Phi_{GC} - 2\phi_{F} - \frac{Q_{ox}}{C_{ox}} - \frac{Q_{B0}}{C_{ox}} \pm \frac{qN_{I}}{C_{ox}}$$

Adjusted V'_{T0} – due to channel implant adjustment with carrier concentration N_{I}



NOTE: When channel implant adjustment N_{I} is done as a step in the CMOS process, the SPICE parameter VT0 refers to the adjusted threshold voltage V'_{T0} .

Threshold Voltage for MOS Transistors **n-channel enhancement** $V_{T0} = V_{FB} - 2\phi_F - \frac{Q_{B0}}{C_{ox}}$ for $V_{SB} = 0$ For $V_{SB} \neq 0$: the threshold voltage is denoted as V_T or $V_{Tn,p}$

$$\begin{split} Q_B &= -\sqrt{2qN_A \epsilon_{Si}} \left| -2\phi_F + V_{SB} \right| , \quad Q_{B0} &= -\sqrt{2qN_A \epsilon_{Si}} \left| -2\phi_F \right| \\ V_T &= V_{FB} - 2\phi_F - \frac{Q_{ox}}{C_{ox}} - \frac{Q_B}{C_{ox}} \\ &= V_{FB} - 2\phi_F - \frac{Q_{ox}}{C_{ox}} - \frac{Q_{B0}}{C_{ox}} - \frac{Q_B - Q_{B0}}{C_{ox}} \\ & V_{T0} \end{split}$$

where

$$\frac{Q_{B} - Q_{B0}}{C_{o\times}} = \sqrt{\frac{2qN_{A}\epsilon_{Si}}{C_{o\times}}} \left(\sqrt{\left|-2\phi_{F} + V_{SB}\right|} - \sqrt{\left|-2\phi_{F}\right|} \right)$$

 $(\gamma = Body$ -effect coefficient) [$\gamma = GAMMA$ in SPICE]

$$V_{T} = V_{T0} + \gamma \left(\sqrt{\left| -2\phi_{F} + V_{SB} \right|} - \sqrt{\left| -2\phi_{F} \right|} \right)$$

$$\gamma = \frac{\sqrt{2q \cdot N_A \cdot \varepsilon_{Si}}}{C_{ox}} - \text{Body-effect coefficient or substrate bias}$$

Threshold Voltage for MOS Transistors n-channel -> p-channel

****BE CAREFULL*** WITH SIGNS

- $V_{\mbox{\scriptsize FB}}$ is negative in nMOS, positive in pMOS
- $\boldsymbol{\varphi}_{F}$ is negative in nMOS, positive in pMOS
- Q_{B0} , Q_B are negtive in nMOS, positive in pMOS
- γ is positive in nMOS, negative in pMOS
- $V_{\mbox{\tiny SB}}$ is positive in nMOS, negative in pMOS

NOTE:
$$\gamma \propto \frac{C_{BC}}{C_{GC}}$$

EXAMPLE 3.2 Calculate the threshold voltage V_{T0n} at $V_{BS} = 0$, for a polysilicon gate n-channel MOS transistor with the following parameters:

substrate doping density $N_A = 10^{16} \text{ cm}^{-3}$, gate oxide thickness $t_{ox} = 500 \text{ Angstroms}$, flat band voltage $V_{FB} = -1.04 \text{ V}$, oxide-sub interface charge $N_{ox} = 0 \text{ cm}^{-2} \implies Q_{ox} = 0$

dielectric permativities: $\varepsilon_{ox} = 0.34 \text{ x } 10^{-12} \text{Fcm}^{-1}$, $\varepsilon_{Si} = 1.06 \text{ x } 10^{-12} \text{Fcm}^{-1}$

$$\rightarrow$$
 $V_{T0n} = V_{FB} - 2\phi_{F(sub)} - \frac{Q_{ox}}{C_{ox}} - \frac{Q_{B0}}{C_{ox}} \checkmark$

 $\frac{\Phi_{F(sub)}}{\Phi_{F(sub)}} = \frac{kT}{q} \ln \frac{n_i}{N_A} = 0.026 \text{V} \ln \left(\frac{1.45 \times 10^0}{10^{16}}\right) = -0.35 \text{V}$

$$C_{ox} = \frac{\varepsilon_{ox}}{t_{ox}} = \frac{0.34 \,\text{x} 10^{-12} \,\text{Fcm}^{-1}}{500 \,\text{x} 10^{-8} \,\text{cm}} = 6.8 \,\text{x} 10^{8} \,\text{F/cm}^{2}$$

EXAMPLE 3-2 CONT.
$$V_{T0n} = V_{FB} - 2\phi_{F(sub)} - \frac{Q_{B0}}{C_{ox}}$$

 $\epsilon_{ox} = 0.34 \text{ x } 10^{-12} \text{Fcm}^{-1},$
 $\epsilon_{Si} = 1.06 \text{ x } 10^{-12} \text{Fcm}^{-1}$

$$Q_{B0}:$$

$$Q_{B0} = -\sqrt{2qN_{A}\epsilon_{Si}} |-2\phi_{F(sub)}|$$

$$= -\sqrt{2(1.6x10^{19} \text{ C})(10^{16} \text{ cm}^{-3})(1.06x10^{-12} \text{ Fcm}^{-1}) |2x0.35 \text{ V}|}$$

$$F = C/V$$

$$= -4.87 \text{ x } 10^{-8} \text{ C/cm}^{2}$$

$$\frac{Q_{B0}}{C_{ox}} = \frac{-4.87 \times 10^8 \text{ C/cm}^2}{6.8 \times 10^8 \text{ F/cm}^2} = -0.72 \text{ V}$$

$$V_{T0n} = -1.04 \text{ V} - 2(-0.35 \text{ V}) - (-0.72 \text{ V}) = 0.38 \text{ V}$$


EXAMPLE 3.3 Consider the n-channel MOS transistor in Example 3.2:


substrate doping density $N_A = 10^{16} \text{ cm}^{-3}$, gate oxide thickness $t_{ox} = 500 \text{ Angstroms}$, substrate Fermi potential $\Phi_{F(sub)} = -0.35 \text{ V}$ zero subtrate bias threshold voltage $V_{T0n} = 0.38 \text{ V}$ dielectric permativities: $\epsilon_{ox} = 0.34 \text{ x} 10^{-12} \text{Fcm}^{-1}$, $\epsilon_{Si} = 1.06 \text{ x} 10^{-12} \text{Fcm}^{-1}$. In digital circuit design, the condition $V_{SB} = 0$ can not always be quaranteed for all transistors. Plot the threshold voltage V_T as a function of V_{SB} .

→
$$V_{Tn} = V_{T0n} + \gamma \left(\sqrt{|-2\phi_F + V_{SB}|} - \sqrt{|-2\phi_F|} \right)$$

 $\gamma - \text{Body-effect coefficient:} \qquad F = C/V$ $\gamma = \frac{\sqrt{2 \, q N_A \, \epsilon_{3i}}}{C_{ox}} = \frac{\sqrt{2(1.6 \, x 10^{-19} \, \text{C})(10^{16} \, \text{cm}^{-3})(1.06 \, x 10^{-12} \, \text{Fcm}^{-1})}}{6.8 \, x 10^8 \, \text{F/cm}^2}$ $= \frac{5.824 \, x 10^{-8} \, \text{C/V}^{-1/2} \text{cm}^2}{6.8 \, x 10^8 \, \text{C/Vcm}^2} = 0.85 \, \text{V}^{1/2}$


EXAMPLE 3-3 CONT.






MOSFET I-V Characteristics


FET Band Diagram at Equilibrium





(b)

MOS Operation: A Qualitative View



n-channel MOSFET cross-sections under different operating conditions: (a) linear region for $V_G > V_T$ and $V_D < (V_G - V_T)$; (b) onset of saturation at pinch-off, $V_G > V_T$ and $V_D = (V_G - V_T)$; (c) strong saturation, $V_G > V_T$ and $V_D > (V_G - V_T)$.


I-V Equations of NFET

MOSFET CURRENT - VOLTAGE CHARACTERISTICS

$$I_{D} = \frac{\mu_{n} C_{ox}}{2} \frac{W}{L} [2(V_{GS} - V_{T0}) V_{DS} - V_{DS}^{2}]$$


= $\frac{k'}{2} \frac{W}{L} [2(V_{GS} - V_{T0}) V_{DS} - V_{DS}^{2}]$
= $\frac{k}{2} [2(V_{GS} - V_{T0}) V_{DS} - V_{DS}^{2}]$
= $\frac{k}{2} [2(V_{GS} - V_{T0}) V_{DS} - V_{DS}^{2}]$
 $k = k' \frac{W}{L}$

NFET in saturation region



NFET in saturation region: 2nd order effects


MOSFET CURRENT - VOLTAGE CHARACTERISTICS 11



$$I_{D}(\text{sat}) = \frac{\mu_{n} C_{\text{ox}}}{2} \frac{W}{L'} (V_{GS} - V_{T0})^{2} = \frac{\mu_{n} C_{\text{ox}}}{2} \frac{W}{L(1 - \frac{\Delta L}{L})} (V_{GS} - V_{T0})^{2}$$
where $\Delta L \propto \sqrt{V_{DS} - V_{DSAT}}$
emperical relation: $\frac{1}{1 - \frac{\Delta L}{L}} = 1 + \lambda V_{DS}$ [$\lambda \rightarrow \text{LAMBDA in SPICE}$]

 λ = channel length modulation coefficient (V⁻¹)

NFET in saturation region: complete



Current-Voltage equation of the nMOS

$$I_D = 0 \qquad \qquad \text{for} \qquad V_{GS} < V_T \qquad (3.54)$$

$$\begin{split} I_{D}(lin) &= \frac{\mu_{n} \cdot C_{ox}}{2} \cdot \frac{W}{L} \cdot \left[2 \cdot (V_{GS} - V_{T}) V_{DS} - V_{DS}^{2} \right] \text{ for } V_{GS} \ge V_{T} \\ & \text{ and } V_{DS} < V_{GS} - V_{T} \\ I_{D}(sat) &= \frac{\mu_{n} \cdot C_{ox}}{2} \cdot \frac{W}{L} \cdot (V_{GS} - V_{T})^{2} \cdot (1 + \lambda \cdot V_{DS}) \text{ for } V_{GS} \ge V_{T} \\ & \text{ and } V_{DS} \ge V_{GS} - V_{T} \\ \end{split}$$

CMOS Digital Integrated Circuits – 4th Edition

Current-Voltage equation of the pMOS


$$I_D = 0 \qquad \qquad \text{for} \qquad V_{GS} > V_T \qquad (3.57)$$

$$\begin{split} I_{D}(lin) &= \frac{\mu_{p} \cdot C_{ox}}{2} \cdot \frac{W}{L} \cdot \left[2 \cdot (V_{GS} - V_{T}) V_{DS} - V_{DS}^{2} \right] \text{ for } V_{GS} \leq V_{T} \\ & \text{and } V_{DS} > V_{GS} - V_{T} \\ (3.58) \\ I_{D}(sat) &= \frac{\mu_{p} \cdot C_{ox}}{2} \cdot \frac{W}{L} \cdot (V_{GS} - V_{T})^{2} \cdot (1 + \lambda \cdot V_{DS}) \text{ for } V_{GS} \leq V_{T} \\ & \text{and } V_{DS} \leq V_{GS} - V_{T} \\ (3.59) \end{split}$$


CMOS Digital Integrated Circuits – 4th Edition


MOSFET CURRENT - VOLTAGE CHARACTERISTICS

MEASUREMENT OF PARAMETERS ($V_{T0'} \gamma, \lambda, k_{p'} k_{p}$)




MOSFET CURRENT - VOLTAGE CHARACTERISTICS








DW -> error in photolith and etch



MOSFET Capacitance Models








Capacitance Summary

Capacitance	Cut-off	Linear	Saturation
C _{gb} (total)	$C_{ox}WL_{eff}$	$0 + C_{GB0}$	$0 + C_{GB0}$
C _{gd} (total)	$0 + C_{GD0}$	$0.5C_{ox}WL_{eff} + C_{GD0}$	$0 + C_{GD0}$
C _{gs} (total)	$0 + C_{GS0}$	$0.5C_{ox}WL_{eff} + C_{GS0}$	$(2/3)C_{ox}WL_{eff}$ + C_{GS0}


Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.




Capacitance Summary


Capacitance	Cut-off	Linear	Saturation
C _{gb} (total)	$C_{ox}WL_{eff}$	$0 + C_{GB0}$	$0 + C_{GB0}$
C _{gd} (total)	$0 + C_{GD0}$	$0.5C_{ox}WL_{eff} + C_{GD0}$	$0 + C_{GD0}$
C _{gs} (total)	$0 + C_{GS0}$	$0.5C_{ox}WL_{eff} + C_{GS0}$	$(2/3)C_{ox}WL_{eff}$ + C_{GS0}

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.







Drain/Source Capacitance



Drain/Source Capacitance





- Notice that external bias voltages V which can be V_{SB} or V_{DB} will be assigned as positive values but they should be used in all equations as negative numbers because source and drain are n⁺ materials and bulk is p material.
- In all equations where we use V if voltage is given as positive value in the problem statement use it as negative value
- Please see Examples 3.8 and 3.9 from the textbook on pages 159 thru 162

n⁺, p Junctions

$$C_{j}(V) = \left| \frac{dQ_{j}}{dV} \right| = \frac{AC_{j0}}{\left(1 - \frac{V}{\phi_{0}}\right)^{m}} = \frac{(AS, D) \cdot CJ}{\left(1 - \frac{V}{PB}\right)^{MJ}} \quad \text{(F)} \quad \begin{bmatrix} AS, AD \rightarrow \text{Source, Drain} \\ Areas \text{ in SPICE} \end{bmatrix}$$

$$CJ = C_{j0} = \sqrt{\frac{q \epsilon_{Si}}{2} \left(\frac{N_{A}N_{D}}{N_{A} + N_{D}}\right) \frac{1}{\phi_{0}}} \quad \text{(F/cm}^{2}) \qquad \begin{bmatrix} PB \rightarrow \phi_{0} \text{ in SPICE} \end{bmatrix}$$

$$MJ \rightarrow \text{m in SPICE} \end{bmatrix}$$

$$C_j(V) = A C_{j0}$$
 when $V = 0$

EQUIVALENT LINEAR LARGE SIGNAL CAPACITANCE $C_{j}(V) \approx AC_{j0} \cdot \frac{-\phi_{0}}{(V_{2}-V_{1})(1-m)} [(1-\frac{V_{2}}{\phi_{0}})^{1-m} - (1+\frac{V_{1}}{\phi_{0}})^{1-m}]$ $0 < K_{eq} < 1 - > \text{ Voltage Equivalence Factor}$ where $V_{j} \leq V \leq V_{2}$ $V = \text{Ext Bias} - > V_{\text{SB}}, V_{\text{DB}}$ $C_{j}(V) = AC_{j0}K_{eq} = (AS, D) \cdot CJ \cdot K_{eq}$

29

n⁺, p⁺ junctions (Sidewalls)

$$C_{j0sw} = \sqrt{\frac{\epsilon_{si} q}{2} \left(\frac{N_A(sw)N_D}{N_A(sw) + N_D} \right) \frac{1}{\phi_{0sw}}}$$
(F/cm)

Since all sidewalls have depth = x_j : $C_{jsw} = C_{j0sw} x_j$ (F/cm) [PS, PD -> Source, Drain Perimeters in SPICE] (CJSW -> C_{jsw} in SPICE] [PBSW -> ϕ_{0SW} in SPICE] [MJSW -> m(sw) in SPICE] [XJ -> x_i in SPICE]


EQUIVALENT LARGE SIGNAL CAPACTIANCE $C_{jsw}(V) \approx PC_{jsw}K_{eq}(sw)$ P = sidewall perimeter

$$K_{eq}(sw) = \frac{-\phi_{0sw}}{(V_2 - V_1)(1 - m(sw))} \left[\left(1 - \frac{V_2}{\phi_{0sw}}\right)^{1 - m(sw)} - \left(1 - \frac{V_1}{\phi_{0sw}}\right)^{1 - m(sw)} \right]$$

 $m(sw) = \frac{1}{2}$ for an abrupt junction

EXAMPLE 4 Determine the total junction capacitance at the drain, i.e. $C_{db'}$ for the n-channel enhancement MOSFET in Fig. 1. The process

parameters are $CJ = 1.35 \times 10^{-8} \text{ F/cm}^2$ $CJSW = 5.83 \times 10^{-12} \text{ F/cm}$ PB = 0.896 V PBSW = 0.975 V $XJ = 1 \times 10^{-4} \text{ cm}$ $MJ = MJSW = \frac{1}{2}$



Source, Drain are surrounded by p⁺ channel-stop. The substrate is biased at 0V. Assume the drain voltage range is 0.5 V to 5.0 V.

$$C_{j}(V) = A C_{j0} K_{eq} = AD \cdot CJ \cdot K_{eq}$$

$$V2 = -5V \text{ and } V1 = -0.5V$$

$$K_{eq} = \frac{-PB}{(V_{2} - V_{1})(1 - MJ)} [(1 - \frac{V_{2}}{PB})^{1 - MJ} - (1 - \frac{V_{1}}{PB})^{1 - MJ}]$$

$$XJ = MJ$$

$$CJ = 1.35 \times 10^{-8} \text{ F/cm}^2$$

$$CJSW = 5.83 \times 10^{-12} \text{ F/cm}$$

$$PB = 0.896 \text{ V}$$

$$PBSW = 0.975 \text{ V}$$


$$XJ = 1 \times 10^{-4} \text{ cm}$$


$$MJ = MJSW = 1/2$$

$$= \frac{2 \cdot 0.896 V}{(5 V - 0.5 V)} \left[\left(1 + \frac{5 V}{0.896 V}\right)^{1/2} - \left(1 + \frac{0.5 V}{0.896 v}\right)^{1/2} \right] = 0.52$$

$$C_{jsw}(V) = PC_{jsw}K_{eq}(sw) = PD \cdot CJSW \cdot K_{eq}(sw)$$

$$\begin{split} K_{eq}(sw) &= \frac{-PBSW}{(V_2 - V_1)(1 - MJSW)} \left[\left(1 - \frac{V_2}{PBSW}\right)^{1 - MJSW} - \left(1 - \frac{V_1}{PBSW}\right)^{1 - MJSW} \right] \\ &= \frac{2 \cdot 0.975 \, V}{(5 \, V - 0.5 \, V)} \left[\left(1 + \frac{5 \, V}{0.975 \, V}\right)^{1/2} - \left(1 + \frac{0.5 \, V}{0.975 \, v}\right)^{1/2} \right] = 0.53 \approx K_{eq} \end{split}$$





MOSFET Scaling

MOSFET - SCALING

SCALING -> refers to ordered reduction in dimensions of the MOSFET and other VLSI features

- Reduce Size of VLSI chips.
- Change operational charateristics of MOSFETs and parasitics.
- Phyiscal limits restrict degree of scaling that can be achieved.

SCALING FACTOR = $\alpha > 1 \rightarrow S$

First-order "constant field" MOS scaling theory:

The electric field E is kept constant, and the scaled device is obtained by applying a dimensionless scale-factor α to reduce dimensions by (1/ α) and maintain E unchanged:

a. All dimensions, including those vertical to the surface $(1/\alpha)$

b. device voltages $(1/\alpha)$

c. the concentration densities (α) .

 $\frac{(1/\alpha)}{(1/\alpha)} = 1 \qquad \alpha(1/\alpha) = 1$ $E_{ox} = V_{GS} / t_{ox} \implies E = \frac{q}{\epsilon} N_A x$

MOSFET - SCALING

Alternative Scaling Rules:

Constant Voltage Scaling, i.e. V_{DD} is kept constant, while the process dimensions are scaled by $(1/\alpha)$.

a. All dimensions, including those vertical to the surface $(1/\alpha)$

b. device voltages (1)

c. the concentration densities (α^2) to preserve charge-field relations.

Lateral Scaling: only the gate length is scaled $L = 1/\alpha$ (gate-shrink).

Scaling Effects

Influence of Scaling on MOS Device Performance

PARAMETER	SCALING MODEL		
	Constant Field	Constant Voltage	Lateral
Length (L)	1/α	$1/\alpha$	1/α
Width (W)	1/α	1/α	1
Supply Voltage (V)	1/α	1	1
Gate Oxide thickness (t _{ox})	1/α	1/α	1
Junction depth (X_j)	1/α	1/α	1
Substrate Doping (N _A)	α	α^2	1
Current (I) - (W/L) $(1/t_{ox})V^2$	1/α	α	α
Power Dissipation (P) - IV	$1/\alpha^2$	α	α
Power Density (P/Area)	1	**(α ³)**	α^2
Electric Field Across Gate Oxide - V	$t/t_{ox} = 1$	α	1
Load Capacitance (C) - WL $(1/t_{ox})$	1/α	1/α	1/α
Gate Delay (T) - VC/I	1/α	$1/\alpha^2$	1/α ²

Important 2nd Order Effects

Short Channel Effects - L_{eff} --> x_j

Narrow Channel Effects - W --> x_{dm}

Subthreshold Current - $V_{GS} < V_{T0}$

Short Channel Effect - L_{eff} --> X_{j} (source, drain diffusion depth) V_{T0} (short channel) = V_{T0} (long channel) - ΔV_{T0}

$$\Delta V_{T0} \approx 8.15 \, x \, 10^{-20} \eta \, \frac{v_{DS}}{L_{eff}^3 C_{ox}}$$
 (Lvl 3)

[SPICE Parameter: ETA -> η = imperical parameter]

Narrow Channel Effect - W --> X_{dm} (depletion region depth) V_{T0} (narrow channel) = V_{T0} (long channel) + ΔV_{T0}

$$\Delta V_{TO} \approx \frac{\delta(\pi \epsilon_{SI} | 2\Phi_F|)}{4WC_{ox}}$$
(Lvl 2 & 3)

[SPICE Parameter: DELTA -> δ = imperical parameter]

Subthreshold Current - $V_{GS} < V_{T0}$ $I_D(weak inversion) = I_{on} e^{\{V_{GS} - V_{on}\}(q \ln kT)}$ (Spice Model) $I_{on} = I_D$ in strong inversion and $V_{GS} = V_{on}$ is the boundary weak and strong inversion