


# Digital Integrated Circuit Design and Architecture



*Chapter 2:  
Fabrication of  
MOSFETs*

# CMOS ICs Fabrication

- CMOS transistors and CMOS ICs are fabricated on silicon wafers
- Photo-Lithography process is used for the fabrication and it is similar to printing press
- On each step of different materials are deposited or etched

# Silicon Ingot


## Silicon Ingot and Wafer Manufacturing




Ingot

Wafer


# Photo-Lithographic Process




# CMOS Process insight




# Patterning of SiO<sub>2</sub> – Basic Steps




(a) Silicon base material




(b) After oxidation and deposition of negative photoresist




(c) Stepper exposure



(d) After development and etching of resist, chemical or plasma etch of SiO<sub>2</sub>



(e) After etching




(f) Final result after removal of resist

# Creating Diffusion Regions

## CMOS PROCESSING TECHNOLOGY


### DIFFUSION PROCESS



-> Boron typically used for p-type doping

-> Arsenic and Phosphorus are typically used for n-type doping.

# Fabrication Steps in Si-Gate (self-aligned) NMOS Process












# CMOS Process Walk-Through

Fabrication of nMOS and pMOS transistors process example



## Typical N-Well CMOS Process



# CMOS Process Walk-Through



# Contacts and Vias in CMOS Fabrication




# MOSIS (MOS Implementation) layout design rules


<i>Rule number</i>	<i>Description</i>	<i><math>\lambda</math>-Rule</i>
<b>Active area rules</b>		
R1	Minimum active area width	$3\lambda$
R2	Minimum active area spacing	$3\lambda$
<b>Polysilicon rules</b>		
R3	Minimum poly width	$2\lambda$
R4	Minimum poly spacing	$2\lambda$
R5	Minimum gate extension of poly over active	$2\lambda$
R6	Minimum poly-active edge spacing (poly outside active area)	$1\lambda$
R7	Minimum poly-active edge spacing (poly inside active area)	$3\lambda$
<b>Metal rules</b>		
R8	Minimum metal width	$3\lambda$
R9	Minimum metal spacing	$3\lambda$
<b>Contact rules</b>		
R10	Poly contact size	$2\lambda$
R11	Minimum poly contact spacing	$2\lambda$
R12	Minimum poly contact to poly edge spacing	$1\lambda$
R13	Minimum poly contact to metal edge spacing	$1\lambda$
R14	Minimum poly contact to active edge spacing	$3\lambda$
R15	Active contact size	$2\lambda$
R16	Minimum active contact spacing (on the same active region)	$2\lambda$
R17	Minimum active contact to active edge spacing	$1\lambda$
R18	Minimum active contact to metal edge spacing	$1\lambda$
R19	Minimum active contact to poly edge spacing	$3\lambda$
R20	Minimum active contact spacing (on different active regions)	$6\lambda$

# MOSIS (MOS Implementation) layout design rules

Rule number	Description	$\lambda$ -Rule
<b>Active area rules</b>		
R1	Minimum active area width	$3\lambda$
R2	Minimum active area spacing	$3\lambda$
<b>Polysilicon rules</b>		
R3	Minimum poly width	$2\lambda$
R4	Minimum poly spacing	$2\lambda$
R5	Minimum gate extension of poly over active	$2\lambda$
R6	Minimum poly-active edge spacing (poly outside active area)	$1\lambda$
R7	Minimum poly-active edge spacing (poly inside active area)	$3\lambda$
<b>Metal rules</b>		
R8	Minimum metal width	$3\lambda$
R9	Minimum metal spacing	$3\lambda$
<b>Contact rules</b>		
R10	Poly contact size	$2\lambda$
R11	Minimum poly contact spacing	$2\lambda$
R12	Minimum poly contact to poly edge spacing	$1\lambda$
R13	Minimum poly contact to metal edge spacing	$1\lambda$
R14	Minimum poly contact to active edge spacing	$3\lambda$
R15	Active contact size	$2\lambda$
R16	Minimum active contact spacing (on the same active region)	$2\lambda$
R17	Minimum active contact to active edge spacing	$1\lambda$
R18	Minimum active contact to metal edge spacing	$1\lambda$
R19	Minimum active contact to poly edge spacing	$3\lambda$
R20	Minimum active contact spacing (on different active regions)	$6\lambda$




# CMOS Inverter Layout Design Example




*Typical design  
flow for the  
production of a  
mask layout*

# CMOS Inverter Layout Design Example



*CMOS inverter*


# CMOS Inverter Layout Design Example



*Design rules which determine the dimensions of a min size transistor*




# CMOS Inverter Layout Design Example



***Design rules which determine the separation between nMOS and pMOS transistor***

# CMOS Inverter Layout Design Example




***Complete mask layout of the CMOS inverter***

# Packaging Requirements


- Electrical: Low parasitics
- Mechanical: Reliable and robust
- Thermal: Efficient heat removal
- Economical: Cheap

# Bonding Techniques

## Wire Bonding



# Flip-Chip Bonding





# Package Parameters

<b>Package Type</b>	<b>Capacitance (pF)</b>	<b>Inductance (nH)</b>
<b>68 Pin Plastic DIP</b>	<b>4</b>	<b>35</b>
<b>68 Pin Ceramic DIP</b>	<b>7</b>	<b>20</b>
<b>256 Pin Pin Grid Array</b>	<b>5</b>	<b>15</b>
<b>Wire Bond</b>	<b>1</b>	<b>1</b>
<b>Solder Bump</b>	<b>0.5</b>	<b>0.1</b>

Typical Capacitances and Inductances of Various Package and Bonding Styles (from [Sze83])