Design Problem for HWK#5:

For a standard d-latch (inputs: D-data, C-clock; output: Q-out) unit design 
logical schematic, FET schematic and stick diagram.  

You can use Cadence to verify your design and logic performance.