ESE 566A Modern System-on-Chip Design, Spring 2017 Tutorial for Synopsys Design Compiler Electrical and System Engineering, Washington University

Revision: 01-25-2016

1. Introduction	1
2. Login to the Linux Lab server	
3: Getting started with Verilog	
4: Writing constraints file - ".tcl" file	
5. Compile the code	
6. Result	2
6.1 Timing Analysis reports	3
6.2 Power Analysis reports	
6.3. Area Analysis reports	
6.4 Design Analysis reports	. 4
7. Reference	

1. Introduction

The process that Design Compiler does is RTL synthesis. This means, converting a gate level logic Verilog file to transistor level Verilog with the help of Technology library provided by the foundry.




Figure 1.1 Workflow of DC

We use Synopsys Design Compiler (DC) to synthesize Verilog RTL models into a gate-level netlist where all of the gates are from the standard cell library. So Synopsys DC will synthesize the Verilog + operator into a specific arithmetic block at the gate-level. Based on various constraints it may synthesize a ripple-carry adder, a carry-look-ahead adder, or even more advanced parallel-prefix adders.

2. Login to the Linux Lab server

Detailed explanation is in ese566-linux-tutorial.pdf

3: Getting started with Verilog

Creating a new folder (better if you have all the files for a project in a specific folder). Then, enter into this new folder and start writing your Verilog script in a new file (.v file). Example code for modeling a counter is here. In addition to model code, Test Bench script has to be given in order to verify the functionality of your model (.v file). Example code of test bench for counter is here.

4: Writing constraints file - ".tcl" file

Example tcl file for counter above is here.

Based on the example tcl file, Lines where modifications are required specific to model:

- Set Path to Verilog files
- Top module of the design have to be specified (To specify the Hierarchy)
- Specifying the clock port used in the model
- Clock frequency at which the model is operated



Figure 4.1 Edit tcl file using gedit

ESE566A Modern System-on-Chip Design, Spring 2017

```
compiledc.tcl
 2 # User Defined Parameters
3 # You need to changes this parameters to fit you own design
 5 # Give the list of your verilog files
6# If you have single file in your design, then
 7 set my_verilog_files (list Counter.v
                                                 List all your designed verilog files here
9 # If you have single file in your design
10 # set my_verilog_files [list File1.v File2
                                     Tell the design compiler the top module of the design
                                    You should not what is the top module of your design)
13 # Set the top mod
                       vour design
14 set my topleve Counter
16 # set the cloc
                                      Specify the period of your clock input(unit: ps)
17 set CLK_PERIOL 50000
                                           Frequency = 1/The period of clock
19 # setting the port of 20 set CLOCK_INPU clk
                    f clock, this is the input
                                            Specify the input of the clock of your design
21
```

Fig. 4.2 Lines that modifications are required

Note: Please go through the provided .tcl file to check other options by yourself.

5. Compile the code

In the terminal, change the directory to where your model (*Counter.v*) and tcl(*compiledc.tcl*) files are present by using this command:

% cd ~/ese566A/DCTutorial/

Compile the files by typing in the terminal:

% dc shell-t -f <file>.tcl

In the above example, it should be:

% dc_shell-t -f compiledc.tcl

After run this command, there might be some warning but no error presented in the terminal. Otherwise you need to check your code or *tcl* file and correct them according to the related messages.

Note: The oldest messages might be lost due to too many lines printed on the terminal. In this situation you could redirect the output to a file:

% dc shell-t -f compiledc.tcl > compiledc.log

Then you can open *compiledc.log* using *gedit* and search in it. The ">" here is the sign for *Output Redirection* in Linux shell.

6. Result

After successfully compile the code, you will find the report files(name of the files are defined in *tcl* file above) in your project folder.

Note: <*my_toplevel>* following is defined in *tcl* file. In the above example <*my_toplevel>* is *Counter*.

6.1 Timing Analysis reports

- <my_toplevel>_min_timing.repC
- <my_toplevel>_max_timing.repC
- <my_toplevel>_out_min_timing.repC

Make sure the timing report requirements are MET. You can observe which module in the design is giving the maximum delay and optimize accordingly.

```
**********
 4 Report : timing
         -path full
         -delay min
         -nworst 3
         -greater path 0.00
         -max paths 20
10 Design : Counter
11 Version: J-2014.09-SP5
12 Date : Sun Oct 2 17:39:06 2016
15 Operating Conditions: nom pvt Library: vtvt tsmc180
16 Wire Load Model Mode: top
17
18
   Startpoint: c_reg[0] (rising edge-triggered flip-flop clocked by clk)
19 Endpoint: c_reg[0] (rising edge-triggered flip-flop clocked by clk)
20
    Path Group: clk
21
    Path Type: min
22
23
                                         Incr Path
    Point
24
25
    clock clk (rise edge)
                                       0.00 0.00
                                                   0.00
26
    clock network delay (ideal)
                                         0.00
                                                   0.00 r
                                         0.00
27
    c_reg[0]/ck (dp_1)
                                     326.98 326.98 r
100.13 427.12 f
28
    c reg[0]/q (dp 1)
29
    U20/op (nor2_1)
                                        0.00 427.12 f
30
    c reg[0]/ip (dp 1)
31
                                                   427.12
    data arrival time
32
33
                                         0.00
    clock clk (rise edge)
    clock clk (rise edge)
clock network delay (ideal)
                                                    0.00
                                                    0.00
                                          0.00
    c_reg[0]/ck (dp_1)
library hold time
                                                    0.00 r
35
                                          0.00
                                          0.00
                                                    0.00
    data required time
    data required time
                                                   0.00
40
    data arrival time
                                                  -427.12
41
     slack (MET)
42
                                                   427.12
```

Figure 6.1 Partial of timing report(Counter_min_timing.repC)

6.2 Power Analysis reports

<my_toplevel>_power.repC

Design Compiler gives the detailed information about the static and dynamic power.

```
Global Operating Voltage = 1.8
21
   Power-specific unit information :
22
       Voltage Units = 1V
23
       Capacitance Units = 1.000000ff
24
       Time Units = 1ps
25
       Dynamic Power Units = 1mW
                                      (derived from V,C,T units)
26
       Leakage Power Units = 1mW
27
28
29
     Cell Internal Power = 11.4299 uW
                                            (77%)
     Net Switching Power =
                               3.4778 uW
                                            (23%)
31
32 Total Dynamic Power
                           = 14.9077 uW
                                          (100%)
33
34 Cell Leakage Power
                           = 11.2191 \text{ nW}
35
```

Figure 6.2 Partial of power report(Counter_power.repC)

6.3. Area Analysis reports

<my_toplevel>_area.repC

Area report file generated using design compiler contains detail information about the size of each cell used for this model. Units for Virginia tech library are micro meters.

```
Report : area
   Design : Counter
   Version: J-2014.09-SP5
   Date : Sun Oct 2 17:39:06 2016
   Library(s) Used:
       vtvt tsmc180 (File: /project/linuxlab/cadence/vendors/VTVT/vtvt tsmc180/Synopsys Libraries/libs/vtvt tsmc180.db)
Number of ports:
  Number of nets:
                                             27
15 Number of cells:
                                             25
   Number of combinational cells:
   Number of sequential cells:
   Number of macros/black boxes:
19 Number of buf/inv:
20 Number of references:
   Combinational area:
                                     836.746197
23 Buf/Inv area:
                                     111 099602
  Noncombinational area:
                                     872.612991
                                       0.000000
  Macro/Black Box area:
                             undefined (No wire load specified)
   Net Interconnect area:
28 Total cell area:
                                    1709.359188
                              undefined
   Total area:
```

Figure 6.3 Partial of area report(Counter_area.repC)

6.4 Design Analysis reports

<my_toplevel>_design.repC

Important information found in this report is the operating conditions. VT library only support normal conditions for operation. But in technology libraries provided by the vendor there are some extreme conditions (WCCO – worst case conditions) available for getting the maximum values to verify the performance of the model.

ESE566A Modern System-on-Chip Design, Spring 2017

```
Operating Conditions:
28
29
30
       Operating Condition Name : nom pvt
31
       Library : vtvt tsmc180
       Process :
32
                   1.00
33
       Temperature: 25.00
34
       Voltage :
                   1.80
35
       Interconnect Model : balanced tree
```

Figure 6.4 Partial of design report(Counter_area.repC)

7. Reference

- [1] https://cornell-ece5745.github.io/ece5745-tut5-asic-tools/
- [2] https://cornell-ece5745.github.io/ece5745-tut6-asic-flow/
- [3] http://classes.engineering.wustl.edu/ese566/Tutorial/ese566-linux-tutorial.pdf
- [4] http://classes.engineering.wustl.edu/ese566/Tutorial/ese566-vcs-tutorial.pdf
- [5] http://www.csl.cornell.edu/courses/ece5745/handouts.html