



Lecture 6


Sequential Circuits and Memory

Xuan 'Silvia' Zhang

Washington University in St. Louis

<http://classes.engineering.wustl.edu/ese566/>


Outline



SR Latch




- Basic NOR latch





Other SR Latches



- Clocked



- NAND SR latch




D Latch



- Truth table


SR latch:

S	R	Q^+	$\overline{Q^+}$
0	0	hold,	
0	1	0	1
1	0	1	0
1	1	0	0









D latch

D	$Q(t+1)$
0	0
1	1




Level-Sensitive Latch




Flip-Flop



- Latch timing issue
 - transparent when $C = 1$
 - state should change only once every new clock cycle





- Master-slave flip flop
 - break feedthrough



Flip-Flop Timing Issue



- 1' catching





wrong output should have been 0



Edge-Triggered D Flip-Flop (DFF)



- Why edge trigger?
- D replace S and R input



Edge-Sensitive Flip-Flop





Sequential Circuits



Timing Analysis

Memory

Timing in Digital Logic




- Setup time
- Hold time



Timing in Digital Logic




- Launch edge and latch edge



Timing in Digital Logic



- Data arrival time: using launch edge




Data Arrival Time = launch edge + T_{clk1} + T_{co} + T_{data}

Tclk	Clock Skew	Tco	FF Clock-> Output	Tdata	Logic Delay
------	------------	-----	-------------------	-------	-------------

Timing in Digital Logic



- Clock arrival time




Clock Arrival Time = latch edge + T_{clk2}

Timing in Digital Logic



- Data required time (setup): latch edge




Data Required Time = Clock Arrival Time - T_{su} - Setup Uncertainty

Timing in Digital Logic



- Data required time (hold): next launch = latch




Data Required Time = Clock Arrival Time + T_h + Hold Uncertainty

Timing in Digital Logic



- Setup slack



$$\text{Setup Slack} = \text{Data Required Time} - \text{Data Arrival Time}$$


Positive slack
Timing requirement met

Negative slack
Timing requirement not met

Timing in Digital Logic



- Hold slack



$$\text{Hold Slack} = \text{Data Arrival Time} - \text{Data Required Time}$$


Positive slack
Timing requirement met

Negative slack
Timing requirement not met

Static Timing Analysis



- Timing Model and Timing Constraint
- Arrival Time (AT) and Required Time (RT)





Sequential Circuits

Timing Analysis



Memory

- Applications
 - CPU register file, cache, embedded memory, DSP
- Characteristics
 - 6 transistor per cell, other topologies
 - no need to refresh
 - access time ~ cycle time
 - no charge to leak
 - faster, more area, more expensive


SRAM Operation



- Standby
 - word line de-asserted
- Read
 - precharge bit lines
 - assert WL
 - BL rise/drop slightly
- Write
 - apply value to BL
 - assert WL
 - input drivers stronger




SRAM Architecture



source: semiengineering.com

Multi-Bank Layout



source: semiengineering.com




Questions?

Comments?


Discussion?

- Standard-cell based design flow




- Functional Simulation

- tool: Synopsys VCS
- simulate your HDL (eg. Verilog) code to verify functionality




- Logic Synthesis

- tool: Synopsys Design Compiler (DC)
- convert/synthesize behavioral/RTL level HDL to gate-level netlist (i.e. connectivity list)



- Physical Design (Place & Route)

- tool: Cadence Encounter
- given the gate-level netlist, place and route the design to complete an IC chip in its final physical form





Acknowledgement

Jan Rabaey, “Digital Integrated Circuits”, 2006
Cornell University, ECE 5745