


Lecture 6 Sequential Circuits and Memory

Xuan 'Silvia' Zhang Washington University in St. Louis

http://classes.engineering.wustl.edu/ese566/

Outline






SR Latch




• Basic NOR latch




Other SR Latches



• Clocked




• NAND SR latch




D Latch




• Truth table








Level-Sensitive Latch
















Flip-Flop




- Latch timing issue
 - transparent when C = 1
 - state should change only once every new clock cycle




- Master-slave flip flop
 - break feedthrough






Edge-Triggered D Flip-Flop (DFF)





Edge-Sensitive Flip-Flop








Sequential Circuits

Timing Analysis

Memory




- Setup time
- Hold time






• Launch edge and latch edge






• Data arrival time: using launch edge



Tclk	Clock Skew		FF Clock- > Output	Tdata	Logic Delay
------	---------------	--	-----------------------	-------	-------------




• Clock arrival time



Clock Arrival Time = latch edge + T_{clk2}




• Data required time (setup): latch edge



Data Required Time = Clock Arrival Time - T_{su} - Setup Uncertainty




• Data required time (hold): next launch = latch



Data Required Time = Clock Arrival Time + T_h + Hold Uncertainty




• Setup slack



Positive slack	1	Negative slack
Timing requirement me	1	Timing requirement not met



• Hold slack




Timing requirement me

<u>Negative slack</u> Timing requirement not met

Static Timing Analysis



- Timing Model and Timing Constraint
- Arrival Time (AT) and Required Time (RT)





Sequential Circuits

Timing Analysis

Memory


Static RAM



- Applications
 - CPU register file, cache, embedded memory, DSP
- Characteristics
 - 6 transistor per cell, other topologies
 - no need to refresh
 - access time ~ cycle time
 - no charge to leak
 - faster, more area, more expensive


SRAM Operation

- Standby
 - word line de-asserted
- Read
 - precharge bit lines
 - assert WL
 - BL rise/drop slightly
- Write
 - apply value to BL
 - assert WL
 - input drivers stronger










source: semiengineering.com





source: semiengineering.com



Questions?


Comments?

Discussion?

Design Tool Tutorials




• Standard-cell based design flow





- Functional Simulation
 - tool: Synopsys VCS
 - simulate your HDL (eg. Verilog) code to verify functionality
- Logic Synthesis
 - tool: Synopsys Design Compiler (DC)
 - convert/synthesize behavioral/RTL level HDL to gatelevel netlist (i.e. connectivity list)
- Physical Design (Place & Route)
 - tool: Cadence Encounter
 - given the gate-level netlist, place and route the design to complete an IC chip in its final physical form













Acknowledgement

Jan Rabaey, "Digital Integrated Circuits", 2006 Cornell University, ECE 5745