

Tools Tutorials Part B

Dengxue Yan Washington University in St. Louis

Tools mainly used in this class



Synopsys VCS	Simulation
Synopsys Design Compiler	Generate gate-level netlist
Cadence Encounter	placing and routing

Outline



Synopsys Design Compiler Cadence Encounter



Introduction

We use Synopsys Design Compiler (DC) to synthesize Verilog RTL models into a gatelevel netlist where all of the gates are from the standard cell library. So Synopsys DC will synthesize the Verilog + operator into a specific arithmetic block at the gate-level. Based on various constraints it may synthesize a ripple-carry adder, a carry-look-ahead adder, or even more advanced parallel-prefix adders.



• TCL File

compiledc.tcl
1 ####################################
3 # You need to changes this parameters to fit you own design
4 <i>####################################</i>
6 # If you have single file in your design, then 7 set my verilog files a list Counter.yo
8 List all your designed verilog files here
9 # IT you have single file in your design 10 # set my_verilog_files [list File1.v File2.v]
Tell the design compiler the top module of the design
13 # Set the top module of your design (You should not what is the top module of your design)
15
16 # set the clock period in ps Specify the period of your clock input(unit: ps) 17 set CLK PERIOR 50000
18 19 # setting the part of clock, this is the input Clock
28 set CLOCK_INPUCIK Specify the input of the clock of your design
21

• TCL File

Setup library





• TCL File

Constraint setting

set_input_delay

Sets input delay on pins or input ports relative to a clock signal.

set_max_area

Specifies the maximum area for the current design.

set_max_delay

Specifies a maximum delay target for selected paths in the current design.

set_min_delay

Specifies a minimum delay target for selected paths in the current design.



• TCL File



check_design
check_timing
report_area
report_timing_requirements





• TCL File

Report files define

redirect [format "%s%s" \$my_toplevel __design.repC] {
report_design }
redirect [format "%s%s" \$my_toplevel __area.repC]
{ report_area }



• TCL File

Other command

Look at the *Design Compiler User Guide* on <u>blackboard</u> for detail.



• Compile

Compile the files by typing in the terminal:

% dc_shell-t -f <file>.tcl

In the above example, it should be:

% dc_shell-t -f compiledc.tcl

After run this command, there might be some warning but no error presented in the terminal. Otherwise you need to check your code or *tcl* file and correct them according to the related messages.



• Timing Report

- * <my_toplevel>_min_timing.repC
- * <my_toplevel>_max_timing.repC
- * <my_toplevel>_out_min_timing.repC

Make sure the timing report requirements are MET. You can observe which module in the design is giving the maximum delay and optimize accordingly.

40

4 Report : timing 5 -path full 6 -delay min 7 -nworst 3 8 -greater path 0.00 9 -max paths 20 10 Design : Counter 11 Version: J-2014.09-SP5 Date : Sun Oct 2 17:39:06 2016 12 13 14 15 Operating Conditions: nom pvt Library: vtvt tsmc180 16 Wire Load Model Mode: top 17 18 Startpoint: c reg[0] (rising edge-triggered flip-flop clocked by clk) 19 Endpoint: c reg[0] (rising edge-triggered flip-flop clocked by clk) 20 Path Group: clk 21 Path Type: min 22 23 Point Incr Path 24 _____ 25 clock clk (rise edge) 0.00 0.00 26 clock network delay (ideal) 0.00 0.00 27 c reg[0]/ck (dp 1)0.00 0.00 r 326.98 28 326.98 r c reg[0]/q (dp 1)U20/op (nor2 1) 29 100.13 427.12 f c reg[0]/ip (dp 1) 0.00 427.12 f 31 data arrival time 427.12 32 33 clock clk (rise edge) 0.00 0.00 34 clock network delay (ideal) 0.00 0.00 35 c reg[0]/ck (dp 1) 0.00 0.00 r 36 library hold time 0.00 0.00 37 data required time 0.00 38 39 data required time 0.00 data arrival time -427.1240 41 42 slack (MET) 427.12



Power Report



* <my_toplevel>_power.repC

```
Global Operating Voltage = 1.8
20
21
   Power-specific unit information :
22
       Voltage Units = 1V
23
       Capacitance Units = 1.000000ff
24
       Time Units = 1ps
25
       Dynamic Power Units = 1mW
                                     (derived from V,C,T units)
26
       Leakage Power Units = 1mW
27
28
29
     Cell Internal Power = 11.4299 uW
                                           (77%)
30
     Net Switching Power =
                               3.4778 uW
                                            (23%)
31
                             _____
32
   Total Dynamic Power
                           = 14.9077 uW
                                           (100%)
33
34
   Cell Leakage Power
                           = 11.2191 nW
35
```

Design CompilerArea Report



* <my_toplevel>_area.repC

1	1	
2	2 ********	
3	3 Report : area	
4	4 Design : Counter	
5	5 Version: J-2014.09-SP5	
6	6 Date : Sun Oct 2 17:39:06 2016	
7	7 *****	
8	8	
9	9 Library(s) Used:	
10	10	
11	<pre>11 vtvt_tsmc180 (File: /project/linuxlab/cadence/vend</pre>	lors/VTVT/vtvt_tsmc180/Synopsys_Libraries/libs/vtvt_tsmc180.db)
12	12	
13	13 Number of ports: 7	
14	14 Number of nets: 27	
15	15 Number of cells: 25	
16	16 Number of combinational cells: 20	
17	17 Number of sequential cells: 5	
18	18 Number of macros/black boxes: 0	
19	19 Number of buf/inv: 4	
20	20 Number of references: 8	
21	21	
22	22 Combinational area: 836.746197	
23	23 Buf/Inv area: 111.099602	
24	24 Noncombinational area: 872.612991	
25	25 Macro/Black Box area: 0.000000	
26	26 Net Interconnect area: undefined (No wire load s	specified)
27	27	
28	28 Total cell area: 1709.359188	
29	29 Total area: undefined	
30	30 1	
21	31	

Outline



Synopsys Design Compiler Cadence Encounter

Cadence EncounterIntroduction



We use Cadence Encounter for placing and routing standard cells, but also for power routing and clock tree synthesis. The Verilog gate-level netlist generated by Synopsys DC has no physical information: it is just a netlist, so the Cadence Encounter will first try and do a rough placement of all of the gates into rows on the chip. Cadence Encounter will then do some preliminary routing, and iterate between more and more detailed placement and routing until it reaches the target cycle time (or gives up). Cadence Encounter will also route all of the power and ground rails in a grid and connect this grid to the power and ground pins of each standard cell, and Cadence Encounter will automatically generate a clock tree to distribute the clock to all sequential state elements with hopefully low skew. The automated flow for place-and-route is much more sophisticated compared to what we did in the previous tutorial.



View File

This is a file generated by Design Compiler.

- Yersion: 1.0 Mer View Definition (You need to change it according to your design)
- 2 # Do Not Bemove Above Line
- 3 create_library_set -name vtvt_tsmc180 -timing [/project/linuxlab/cadence/vendors/VTVT/vtvt_tsmc180/Symopsys_Libraries/libs/vtvt_tsmc180.lib}
- 4 create_constraint_mode -name constraint_rule -sdc_files()Counter.sdc}
- 5 create_delay_corner -name vtvt_tsmc100 -library_set [vtvt_tsmc100]
- 6 create analysis view -name constraint rule -delay corner vtvt tsmc180 -constraint mode (constraint rule)
- 1 set analysis view -setup (constraint rule) -hold (constraint rule)

Start Encounter

```
Terminal - dengxue.yan@linuxlab009:*/ESE461/DCTutorial
Ele Edit View Terminal Tabs Help
dengxue.yan@linuxlab809 ~]$cd ESE461/>
dengxue.yan@linuxlab809 ESE461]<cd DCTutorial/
dengxue.yan@linuxlabS09 DCTutorial]counter>
ARNING: HOST <linuxlab009.seas.wustl.edu> DOES NOT APPEAR TO BE A CADENCE SUPPO
RTED LINUX CONFIGURATION.
        For More Info, Please Run '<cdsroot>/tools.lnx86/bin/checkSysConf' <pr
ductId>.
Checking out Encounter license ...
       edsxl
                      DENIED:
                                     "Encounter_Digital_Impl_Sys_XL"
                      DENIED:
                                     "Encounter_Digital_Impl_Sys_L"
"Encounter_Block"
       edsl
                      DENIED:
       encblk
                      DENIED:
                                     "First Encounter GXL"
       fegxl
                                     "FE_GPS"
       fext
                      DENIED:
                                     "NancRoute_Ultra"
       nru
                      DENIED:
                      DENIED:
                                     "Virtuoso_Digital_Implem_XL"
       vdixl
                      CHECKED OUT:
                                     "Virtuoso_Digital_Implem
       vdi.
Virtuoso_Digital_Inplem 14.2 license checkout succeeded.
       Maximum number of instance allowed (1 x 58003).
  Copyright (c) Cadence Design Systems, Inc. 1996 - 2014.
                    All rights reserved.
 This program contains confidential and trade secret information *
 of Cadence Design Systems, Inc. and is protected by copyright
 law and international treaties. Any reproduction, use,
 distribution or disclosure of this program or any portion of it.
 or any attempt to obtain a human-readable version of this
 program, without the express, prior written consent of
 Cadence Design Systems, Inc., is strictly prohibited.
                Cadence Design Systems; Inc.
                   2655 Seely Avenue
                  San Jose, CA 95134, USA
*****
@(#)CDS: IQRC/TQRC 14.1.6-s260 (64bit) Mon Mar 2 11:26:49 PST 2015 (Linux 2.6.1
3-194.el5)
@(#)CDS: 0A 22.50-p011 Tue Nov 11 03:24:55 2014
@(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
@(#)CDS: RCDB 11.5
 -- Starting "Encounter v14.23-s044_1" on Sat Oct 8 15:22:12 2016 (mem=89.1M)
 -- Running on linuxlab009.seas.wustl.edu (x86 64 w/Linux 3.10.0-327.22.2.el7.x8
64) --
This version was compiled on Fri Mar 20 11:30:09 PDT 2015.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
**INF0: MMMC transition support version v31-84
encounter 1>
```





• Import Design



Floor Plan

W.Spl





Power Route Setting



Pins Editting









Place standard cell





- Clock tree synthesis
- Download <u>Clock.ctstch</u> and place it in working directory.
- Download <u>Clock.tcl</u> and place it in working directory.
- Open Clock.tcl using gedit and copy the content line by line to the encounter terminal and execute it.

Verification



Verify Options PVS Tools	Verify Geometry	Terminal - dengxue.yan@linuxlab009:"/ESE461/DCTutorial
Verify <u>Geometry</u> Verify <u>D</u> RC Verify <u>P</u> rocess Antenna Verify <u>A</u> C Limit Verify <u>B</u> us Guide Verify <u>E</u> nd Cap Verify <u>M</u> etal Density Verify <u>Cut</u> Density Verify P <u>o</u> wer Via	Basic Advanced Verification Area Entire area Specify Draw Very Area X1: Q Y1: Q Y2: Q Y2: Q Layer Range: Bottom Layer: Minimum Spacing Minimum Midth Minimum Spacing Short Geometry Antenna Cell Overlap Off Mouting Grid Insufficient Metal Overlap Off Mouting Grid MinHole Implant Check Minimum Cut MinStep Via Enclosure Merged MGrid Check Via Enclosure Merged MGrid Check Ø Same Cell Violations Different Cell Violations Different Cell Violations Overlap of Routing Blockages And Pins Overlap of Routing Blockage And Cell Blockage	<pre>Ele Edit View Terminal Tabs Help VERIFY GEOMETRY Creating Sub-Areas bin size: 3600 VERIFY GEOMETRY SubArea : 1 of 1 VERIFY GEOMETRY SubArea : 1 of Viols. VERIFY GEOMETRY SameNet : 0 Viols. VERIFY GEOMETRY Wiring : 0 Viols. VERIFY GEOMETRY Sub-Area : 0 Viols. VERIFY GEOMETRY Sub-Area : 1 complete 0 Viols. 0 Wrngs. VG: elapsed time: 0.00 Begin Summary Cells : 0 SameNet : 0 Wiring : 0 Antenna : 0 Short : 0 End Summary Verification Complete : 0 Viols. 0 Wrngs. ************************************</pre>











Configure MMMC	Timing Analysis	× timeDesi	.gn Summary			
Generate Capacitance Table	Basic Advanced					
Extract RC Report Timino Debug Timing	Use Existing Extraction and Timing Data Pre-Place Pre-CTS Post-CTS Post-Route Sign-Off Analysis Type Setup Hold Include Si Reporting Options Number of Paths: 50 Report file(s) Prefix Counter_preCTS Output Directory: timingReports Mapping Cancel Help	Setup mode	all	reg2reg	default	+ [
Write SDF Display Timing Map		+WNS (r TNS (r Violating Pat All Pat	ns): 48.248 ns): 0.000 ns: 0 ns: 0 ns: 5	3 48.248 5 0.000 0 5	49.017 0.000 0 5	*
		+ DRVs 		Real	++	+ Total
			Nr nets(t	erms) Wor	st Vio	Nr nets(terms)
		max_cap max_tran max_fanout max_length	0 (0) 0 (0) 0 (0) 0 (0) 0 (0)		0.000 0.000 0 0	0 (0) 0 (0) 0 (0) 0 (0) 0 (0)
		Density: 100.000% Routing Overflow: Reported timing to Total CPU time: 0 Total Real time: 0 Total Memory Usage encounter 8>	0.00% H and dir timing 16 sec).0 sec 2: 683.25781	d 0.00% V gReports 12 Mbytes		



Acknowledgement