STEP 1: Login to the Linux system on <u>Linuxlab server</u>. Start a terminal (the shell prompt). (If you don't know how to login to <u>Linuxlab server</u>, look at <u>here</u>)



Fig. 1 The screen when you login to the Linuxlab through equeue

STEP 2: Build work environment for class ESE461.

In the terminal, execute the following command:

module add ese461

This command will build work environment for class ESE461. You could perform "*module avail*" in the terminal to find the available modules on Linuxlab before you do "*module add ese461*". Make sure ese461 is presented when you execute this command.



Fig. 2 Build work environment for class ESE461 using module

STEP 3: Getting started with Verilog

- Creating a new folder (better if you have all the files for a project in a specific folder).
- Enter into this new folder and start writing your Verilog script in a new file (.v file). Example code for modeling an counter is <u>here</u>

Note: We do not need tech bench here, because test bench is for simulation, but here we do RTL synthesis, which is the next step after simulation.

[dengxue.ýan@linuxlab008 DCTutorial]\$ [dengxue.yan@linuxlab008 DCTutorial]\$ gedit Counter.v & [1] 22773 [dengxue.yan@linuxlab008 DCTutorial]\$ 	Use gedit to edit the .v files <i>gedit</i> is a commonly used GUI editor on Linux
--------------------------------------------------------------------------------------------------------------------------------------------------------------------	---------------------------------------------------------------------------------------

Fig. 3 Edit module file using gedit

STEP 4: Writing constraints file - ".tcl" file

Example *tcl* file for <u>counter</u> above is <u>here</u>.

Based on the example *tcl* file:

- Lines where modifications are required specific to model:
 - Set Path to Verilog files
 - Top module of the design have to be specified (To specify the Hierarchy)
 - Specifying the clock port used in the model
 - Clock frequency at which the model is operated

Note: Please go through the provided .tcl file to check other options by yourself.



Fig. 4 Edit tcl file using gedit



Fig. 5 Lines that modifications are required

STEP 5: Compile your code

 In the terminal, change the directory to where your model (*Counter.v*) and tcl(*compiledc.tcl*) files are present by using this command: cd <path>

For example: cd ~/ESE461/DCTutorial/ (Remark: '~' means home directory on Linux)

• Compile the files by typing in the terminal:

dc_shell-t -f <file>.tcl

In the above example, it should be:

dc_shell-t -f compiledc.tcl

After run this command, there might be some warning but no error presented in the terminal. Otherwise you need to check your code or *tcl* file and correct them according to the related messages.

Note: The oldest messages might be lost due to too many lines printed on the terminal. In this situation you could redirect the output to a file:

dc_shell-t -f compiledc.tcl > compiledc.log

Then you can open *compiledc.log* using *gedit* and search in it. The ">" here is the sign for *Output Redirection* in Linux shell.

After successfully done STEP 1~ STEP 5, you will find the following report files(name of the files are defined in *tcl* file above) in your project folder:

Note: *my_toplevel* following is defined in *tcl* file. In the above example *my_toplevel* is *Counter*

1.Timing Analysis reports:

- <my_toplevel>_min_timing.repC
- <my_toplevel>_max_timing.repC
- <my_toplevel>_out_min_timing.repC

Make sure the timing report requirements are MET. You can observe which module in the design is giving the maximum delay and optimize accordingly.

Example:

```
4 Report : timing
5 -path full
           -delay min
6
7 -nworst 3
9 -greater_path 0.00
9 -max_paths 20
6
11 Version: J-2014.09-SP5
12 Date : Sun Oct 2 17:39:06 2016
14
15 Operating Conditions: nom pvt Library: vtvt tsmc180
16 Wire Load Model Mode: top
17
18
     Startpoint: c reg[0] (rising edge-triggered flip-flop clocked by clk)
     Endpoint: c reg[0] (rising edge-triggered flip-flop clocked by clk)
19
20
     Path Group: clk
21
     Path Type: min
22
23
     Point
                                                  Incr
                                                             Path
      _____
24

      clock clk (rise edge)
      0.00
      0.00

      clock network delay (ideal)
      0.00
      0.00

      c_reg[0]/ck (dp_1)
      0.00
      0.00 r

      c_reg[0]/q (dp_1)
      326.98
      326.98 r

      U20/op (nor2_1)
      100.13
      427.12 f

      c_reg[0]/ip (dp_1)
      0.00
      427.12 f

25
26
27
28
29
30
31
     data arrival time
                                                            427.12
32
     clock clk (rise edge)0.00clock network delay (ideal)0.00c_reg[0]/ck (dp_1)0.00library hold time0.00
33
                                                             0.00
34
                                                             0.00
                                                             0.00 r
35
                                                  0.00
                                                             0.00
36
     library hold time
37
     data required time
                                                              0.00
      _____
38
39
     data required time
                                                              0.00
40
     data arrival time
                                                           -427.12
41
     _____
42
     slack (MET)
                                                            427.12
```

Fig. 6 Partial of timing report(Counter_min_timing.repC)

2. Power Analysis reports:

<my_toplevel>_power.repC

Design Compiler gives the detailed information about the static and dynamic power.

Example:

```
20 Global Operating Voltage = 1.8
21 Power-specific unit information :
22
      Voltage Units = 1V
23
     Capacitance Units = 1.000000ff
24
     Time Units = 1ps
25
     Dynamic Power Units = 1mW
                               (derived from V,C,T units)
     Leakage Power Units = 1mW
26
27
28
29
    Cell Internal Power = 11.4299 uW (77%)
30 Net Switching Power = 3.4778 uW (23%)
             | | -----
31
32 Total Dynamic Power = 14.9077 uW (100%)
33
34 Cell Leakage Power = 11.2191 nW
35
```

Fig. 7 Partial of power report(Counter_power.repC)

3. Area Analysis reports:

<my_toplevel>_area.repC

Area report file generated using design compiler contains detail information about the size of each cell used for this model. Units for Virginia tech library are micro meters.

Example:



Fig. 8 Partial of area report(Counter_area.repC)

4. Design Analysis reports:

Important information found in this report is the operating conditions. VT library only support normal conditions for operation. But in technology libraries provided by the vendor there are some extreme conditions (WCCO – worst case conditions) available for getting the maximum values to verify the performance of the model.

Example:

<my_toplevel>_area.repC

27	Operating Conditions:
28	
29	
30	Operating Condition Name : nom_pvt
31	Library : vtvt_tsmc180
32	Process : 1.00
33	Temperature : 25.00
34	Voltage : 1.80
35	Interconnect Model : balanced_tree
36	_

Fig. 9 Partial of design report(Counter_area.repC)

Additional Information for Design Compiler:

The process that Design Compiler does is RTL synthesis. This means, converting a gate level logic Verilog file to transistor level Verilog with the help of Technology library provided by the foundry.



Useful links:

http://lyle.smu.edu/~manikas/SDC_help/dvtut.pdf http://www.ee.ncu.edu.tw/~jfli/vlsi21/lecture/dc.pdf